MC33596FCESLASHR2 datasheet(34/70 Pages) FREESCALE

34 / 70 page

MC33596 Data Sheet, Rev. 4

Freescale Semiconductor

•

If strobe pin is 0 the state is OFF.

•

If strobe pin is released from 0 while state is OFF, the initial OFF period is completed.

The change of duration of one state (due to the STROBE pin level or a message being received) has no

influence on the timing of the following states (A, B, or OFF).

This section discusses the internal registers, which are composed of two classes of bits.

•

Configuration and command bits allow the MC33596 to operate in a suitable configuration.

•

Status bits report the current state of the system.

All registers can be accessed by the SPI. These registers are described below.

At power-on, the POR resets all registers to a known value (in the shaded rows in the following tables).

This defines the MC33596’s default configuration.

16.1 Configuration Registers (Description Bank A only)

Figure 24 describes configuration register 1, CONFIG1.

RESET is a global reset. The bit is cleared internally, after use.

0 = no action

1 = reset all registers and counters

SL (Switch Level) selects the active level of the SWITCH output pin.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Addr

Bit Name

LOF1

LOF0

CF1

CF0

RESET

LVDE

CLKE

$00

Reset Value

Access

R/WR/W

R/W

Figure 24. CONFIG1 Register

Table 8. LOF[1:0] and CF[1:0] Setting Versus Carrier Frequency

Carrier Frequency

LOF1

LOF0

CF1

CF0

304 MHz

0000

315 MHz

1000

426 MHz

0101

434 MHz

0101

868 MHz

0111

915 MHz

1111

MC33596FCE/R2 bảng dữ liệu(PDF) 34 Page - Freescale Semiconductor, Inc

MC33596FCE/R2 bảng dữ liệu(HTML) 34 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL