MCP2021 datasheet(17/46 Pages) MICROCHIP

17 / 46 page

DS22018E-page 17

MCP2021/2

Bus Interface

High Level Input Voltage

VIH(LBUS)

0.6 VBB

—

Recessive state

Low Level Input Voltage

VIL(LBUS)-8

—

0.4 VBB

Dominant state

Input Hysteresis

VHYS

——

0.175 VBB

VVIH(LBUS) - VIL(LBUS)

Low Level Output Current

IOL(LBUS)40

—

200

Output voltage = 0.1 VBB,

VBB = 12V

Pull-up Current on Input

IPU(LBUS)5

—

180

µA

~30 k

Ω internal pull-up

@ VIH (LBUS) = 0.7 VBB

Short Circuit Current

Limit

ISC

—

200

(Note 1)

High Level Output

Voltage

VOH(LBUS)

0.8 VBB

—

VBB

VVOH(LBUS) must be at least

0.8 VBB

Low Level Output Voltage

VOLLO

(LBUS)

—

0.2 VBB

Input Leakage Current (at

the receiver during

dominant bus level)

IBUS_PAS_DOM

-1

—

—mA

Driver off,

VBUS = 0V,

VBAT = 12V

Leakage Current

(disconnected from

ground)

IBUS_NO_GND

-1

—

GNDDEVICE = VBAT,

0V < VBUS < 18V,

VBAT = 12V

Leakage Current

(disconnected from VBAT)

IBUS

—

µA

VBAT = GND,

0 < VBUS < 18V,

TA = -40

°C to +85°C

(Note 3)

µA

TA = +85

°C to +125°C

Receiver Center Voltage

VBUS_CNT

0.475 VBB

0.5

VBB

0.525 VBB

VVBUS_CNT = (VIL (LBUS) +

VIH (LBUS))/2

Slave Termination

Rslave

2.2

DC Specifications (Continued)

DC Specifications

Electrical Characteristics:

Unless otherwise indicated, all limits are specified for:

VBB = 6.0V to 18.0V

TA = -40°C to +125°C

CLOADREG = 10 µF

Parameter

Sym

Min.

Typ.

Max.

Units

Conditions

Note 1:

Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0

Ω, TX = 0.4 VREG, VLBUS = VBB).

For design guidance only, not tested.

Node has to sustain the current that can flow under this condition; bus must be operational under this

condition.

MCP2021 bảng dữ liệu(PDF) 17 Page - Microchip Technology

MCP2021 bảng dữ liệu(HTML) 17 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

bảng dữ liệu tải về

Link URL