TMC2192 datasheet(44/69 Pages) CADEKA

44 / 69 page

TMC2192

PRODUCT SPECIFICATION

REV. 1.0.0 8/13/03

Control Register Deﬁnitions (continued)

DAC Control Register (0x11)

76543210

DRSSEL

RESERVED

COMP2DB

SINEN

REFSEL

LUMDIS

CHRMDIS

BURSTDIS

Reg

Bit

Name

Description

DRSSEL

DRS Selection.

When DRSSEL is HIGH, PD[7:0] is routed to the DRS detection block.

When DRSSEL is LOW, CVBS[9:2] is routed to the DRS detection block.

RESERVED

Program Low

COMP2DB.

Composite 2 Overflow Control.

When COMP2DB is HIGH, the digital range of the composite sumer is 0 to

2047 with half the digital resolution. When COMP2DB is LOW, the digital

output of the composite summer is 0 to 1023, all values exceeding 1023 or

below 0 are clipped.

SINEN

X/Sine(X) Filter Enable.

When SINEN is LOW, the X/Sin(X) filter is bypassed.

When SINEN is HIGH, the X/Sin(X) filter is used to compensate for the

DAC roll-off at high frequencies.

RESERVED

Program Low

LUMDIS

Luma Disable.

When LUMDIS is LOW, the luminance data on the composite data path is

enabled. When LUMDIS is HIGH, the luminance data on the composite

data path is disabled.

CHRMDIS

Chroma Disable.

When CHRMDIS is LOW, the chrominance data on the composite data

path is enabled. When CHRMDIS is HIGH, the chrominance data on the

composite data path is disabled.

BURSTDIS

Burst Disable.

When BURSTDIS is LOW, the burst is enabled.

When BURSTDIS is HIGH, the burst is disabled.

TMC2192 bảng dữ liệu(PDF) 44 Page - Cadeka Microcircuits LLC.

TMC2192 bảng dữ liệu(HTML) 44 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

bảng dữ liệu tải về

Link URL