CDCE62002 datasheet(6/49 Pages) TI

6 / 49 page

Synthesizer Block

PFD/

Prescaler

/2,/3,/4,/5

InputDivider

/1 - /256

SMART_MUX

SYNTH

70 kHz –

400 kHz

/1,/2,/5,/8,/10,/16,/20

/8 - /1280

1.75 GHz –

2.356 GHz

FeedbackDivider

FeedbackBypassDivider

AUX_IN

Output Block

/1,2,3,4,5

UxP

UxN

/1 - /8

DigitalPhase Adjust (7-bits)

SYNTH

Sync

Pulse

Enable

LVDS

ClockDividerModule 0 & 1

LVPECL

OutputBufferControl

CDCE62002

SCAS882A – JUNE 2009 – REVISED JULY 2009.............................................................................................................................................................. www.ti.com

Figure 5 presents a high-level overview of the Synthesizer Block on the CDCE62002. This block contains the

Phase lock loop, internal loop filter and dual Voltage controlled oscillators. Only one VCO is selected at a time.

The loop is closed after a Prescaler divider that feeds the output stage the feedback divider.

Figure 5. CDCE62002 Synthesizer Block

Both identical output blocks incorporate a Clock Divider Module (CDM), and a universal output array buffer

driver. If an individual clock output channel is not used, then the user should disable the CDM and Output Buffer

for the unused channel to save device power. Each channel includes 4-bit in register “0” to control the divide

ratio. The output divider supports divide ratios from divide by 1 (bypass the divider) 2,3,4,5,8,10,12,16,20,24 and

32.

Figure 6. CDCE62002 Output Block

Submit Documentation Feedback

Product Folder Link(s): CDCE62002

CDCE62002 bảng dữ liệu(PDF) 6 Page - Texas Instruments

CDCE62002 bảng dữ liệu(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

bảng dữ liệu tải về

Link URL