AT52SC1283J datasheet(45/52 Pages) ATMEL

45 / 52 page

3530B–STKD–2/4/05

AT52SC1283J/1284J [Preliminary]

49. Read Cycle Waveforms

49.1

Read Cycle (1)

(Address Controlled, PCS1 = POE = V

IL, ZZ = PWE = VIH, PUB or/and PLB = VIL)

49.2

Read Cycle (2)

(ZZ = PWE = VIH)

Notes:

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output

voltage levels.

2. At any given temperature and voltage condition, t

HZ (max) is less than tLZ (min) both for a given device and from device to

device interconnection.

3. Do not access device with cycle timing shorter than t

RC (tWC) for continuous periods > 10 µs.

49.3

Page Read Cycle

(ZZ = PWE = VIH, 16 Words Access)

Notes:

1. t

HZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output

voltage levels.

2. At any given temperature and voltage condition, t

HZ (max) is less than tLZ (min) both for a given device and from device to

device interconnection.

3. Do not access device with cycle timing shorter than t

RC (tWC) for continuous periods > 10 µs.

Address

Data Out

Previous Data Valid

Data Valid

Address

Data Valid

High-Z

PCS1

PUB, PLB

POE

Data Out

High-Z

Data Valid

A4~ A20

PCS1

PUB, PLB

Data Out

A0~ A3

MRC

OLZ

BLZ

PAA

OHZ

BHZ

AT52SC1283J bảng dữ liệu(PDF) 45 Page - ATMEL Corporation

AT52SC1283J bảng dữ liệu(HTML) 45 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL