CDCE62005RGZR datasheet(8/76 Pages) TI

8 / 76 page

Output Block

/1,2,3,4,5

UxP

UxN

/1 - /8

DigitalPhase Adjust

(7 -bits )

PRI_IN

SEC_IN

SMART_MUX

SYNTH

Sync

Pulse

Enable

LVDS

ClockDividerModule0-4

LVPECL

Output

MUX

Control

OutputBufferControl

OutputDivider(7-bits)

DigitalPhase Adjust(7-bits)

SyncPulse

(internallygenerated)

Enable

From

Output

MUX

Output

Buffer

CDCE62005

SCAS862 – NOVEMBER 2008........................................................................................................................................................................................... www.ti.com

Each of the five identical output blocks incorporates an output multiplexer, a clock divider module, and a

universal output array as shown.

Figure 6. CDCE62005 Output Block (1 of 5)

Clock Divider Module 0–4

The following shows a simplified version of a Clock Divider Module (CDM). If an individual clock output channel

is not used, then the user should disable the CDM and Output Buffer for the unused channel to save device

power. Each channel includes two 7-bit registers to control the divide ratio used and the clock phase for each

output. The output divider supports divide ratios from divide by 1 (bypass the divider) to divide by 80; the divider

does not support all integer values between 1 and 80. Refer to Table 23 for a complete list of divide ratios

supported.

Figure 7. CDCE62005 Output Divider Module (1 of 5)

Submit Documentation Feedback

Product Folder Link(s) :CDCE62005

CDCE62005RGZR bảng dữ liệu(PDF) 8 Page - Texas Instruments

CDCE62005RGZR bảng dữ liệu(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL