PCF8576DTSLASH2 datasheet(20/52 Pages) NXP

20 / 52 page

PCF8576D_7

Product data sheet

Rev. 7 — 18 December 2008

20 of 52

NXP Semiconductors

PCF8576D

Universal LCD driver for low multiplex rates

7.12 Output bank selector

The output bank selector selects one of the four bits per display RAM address for transfer

to the display latch. The actual bit chosen depends on the selected LCD drive mode in

operation and on the instant in the multiplex sequence.

• In 1:4 mode, all RAM addresses of bit 0 are selected, these are followed by the

contents of bit 1, bit 2 and then bit 3.

• In 1:3 mode, bits 0, 1 and 2 are selected sequentially

• In 1:2 mode, bits 0 and 1 are selected

• In static mode, bit 0 is selected

The SYNC signal resets these sequences to the following starting points:

• Bit 3 for 1:4 mode

• Bit 2 for 1:3 mode

• Bit 1 for 1:2 mode

• Bit 0 for static mode

The PCF8576D includes a RAM bank switching feature in the static and 1:2 drive modes.

In the static drive mode, the bank-select command (see Section 7.17) may request the

contents of bit 2 to be selected for display instead of the contents of bit 0. In 1:2 mode, the

contents of bits 2 and 3 may be selected instead of bits 0 and 1. This gives the provision

for preparing display information in an alternative bank and to be able to switch to it once it

is assembled.

7.13 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the

selected LCD drive conﬁguration.

The bank-select command (see Section 7.17) can be used to load display data in bit 2 in

static drive mode or in bits 2 and 3 in 1:2 mode. The input bank selector functions are

independent of the output bank selector.

7.14 Subaddress counter

The storage of display data is determined by the contents of the subaddress counter.

Storage is allowed to take place only when the contents of the subaddress counter agree

with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is

deﬁned by the device-select command (see Section 7.17). If the contents of the

subaddress counter and the hardware subaddress do not agree then data storage is

inhibited but the data pointer is incremented as if data storage had taken place. The

subaddress counter is also incremented when the data pointer overﬂows.

The storage arrangements described lead to extremely efﬁcient data loading in cascaded

applications. When a series of display bytes are sent to the display RAM, automatic

wrap-over to the next PCF8576D occurs when the last RAM address is exceeded.

Subaddressing across device boundaries is successful even if the change to the next

device in the cascade occurs within a transmitted character (such as during the 14th

display data byte transmitted in 1:3 mode).

PCF8576DT/2 bảng dữ liệu(PDF) 20 Page - NXP Semiconductors

PCF8576DT/2 bảng dữ liệu(HTML) 20 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL