| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TDA9115 bảng dữ liệu(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA9115 bảng dữ liệu(HTML) 25 Page - STMicroelectronics |
|
25 / 45 page ![]() TDA9115 25/45 Figure 4. H-PLL1 filter configuration The PLL1 is internally inhibited during extracted vertical sync. pulse (if any) to avoid taking into ac- count missing or wrong pulses on the phase com- parator. Inhibition is obtained by forcing the charge pump output to high impedance state. The inhibi- tion mechanism can be disabled through PLL1Pump I2C bus bit. The Figure 7, in its upper part, shows the position of the VCO ramp signal in relation to input sync. pulse for three different positions of adjustment of horizontal position control HPOS. Figure 5. Horizontal PLL1 block diagram Figure 6. Horizontal oscillator (VCO) schematic diagram HPLL1F 9 R2 C1 C2 4 Lock Status PLL INHIBITION HPosF SHAPER Low High LOCK COMP CHARGE PUMP HPLL1F R0 C0 86 VCO HOSC (I2C) HPOS INPUT INTERFACE H/HVSyn Sync 9 10 PLL1Pump V-sync (extracted) PLL1InhEn (I2C) HOscF DETECTOR 1 Polarity V-sync Extracted REF1 (pin & I2C) (I2C) PLL1 RS Flip-Flop CO VHOThrHi 4I0 I0 2 HPLL1F I0 RO 9 + - (PLL1 filter) 6 HOscF + - + - 4 VHOThrLo VHOThrLo VHOThrHi 8 from charge pump VHO VCO discharge control |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |