7721 datasheet(285/577 Pages) RENESAS

285 / 577 page

7721 Group User’s Manual

13-6

DMA CONTROLLER

13.2 Block description

Figures 13.2.1 and 13.2.2 show the DMAC block diagrams, and relevant registers are described below.

Incrementer/Decrementer

Source address register 0 (SAR0)

Destination address register 0 (DAR0)

DMA latch high-order

Address bus

Decrementer

Transfer counter register 0 (TCR0)

: Microcomputer’s internal bus

Data bus (Odd)

Data bus (Even)

Transfer counter register 1 (TCR1)

Transfer counter register 2 (TCR2)

Transfer counter register 3 (TCR3)

Source address register 1 (SAR1)

Destination address register 1 (DAR1)

Source address register 2 (SAR2)

Destination address register 2 (DAR2)

Source address register 3 (SAR3)

Destination address register 3 (DAR3)

DMA latch low-order

: DMAC’s internal bus

Fig. 13.2.1 DMAC block diagram (1)

Request

Enable

Channel 0

DMAREQ0

Software

Timer A0

TImer A1

Refresh timer

DRAM refresh

request

DRAMC

Hold request

Hold function

Array state

DMAC

DMAACK0

DMAACK1

DMAACK2

DMAACK3

Bus access

control circuit

CPU wait

request

BUS REQUEST

(DMAC)

ST0

ST1

BIU

BUS REQUEST (DRAMC)

HOLD

f16

Channel 1

Channel 2

Channel 3

BUS REQUEST (Hold)

Fig. 13.2.2 DMAC block diagram (2)

13.2 Block description

7721 bảng dữ liệu(PDF) 285 Page - Renesas Technology Corp

7721 bảng dữ liệu(HTML) 285 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL