7721 datasheet(109/577 Pages) RENESAS

109 / 577 page

7721 Group User’s Manual

INTERRUPTS

7–12

7.6 Interrupt priority level detection time

When the interrupt priority level detection time has passed after sampling starts, an interrupt request is

accepted. The interrupt priority level detection time can be selected by software. Figure 7.6.1 shows the

interrupt priority level detection time. Usually, select “2 cycles of

φ” as the interrupt priority level detection

time.

7.6 Interrupt priority level detection time

(2) Interrupt priority level detection time

Op-code fetch cycle

Sampling pulse

(a) 7 cycles

(b) 4 cycles

Interrupt priority level

detection time

(Note)

Note: The pulse resides when “2 cycles of

” is selected.

0 0

0 1

1 0

1 1

Processor mode register 0 (Address 5E16)

Processor mode bits

Software reset bit

Must be fixed to “0.”

Clock

output select bit

7 cycles of

[(a) shown below]

4 cycles of

[(b) shown below]

2 cycles of

[(c) shown below]

Interrupt priority detection time select bits

Do not select.

(1) Interrupt priority detection time select bits

b5, b4

Wait bit

Fig. 7.6.1 Interrupt priority level detection time

7721 bảng dữ liệu(PDF) 109 Page - Renesas Technology Corp

7721 bảng dữ liệu(HTML) 109 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL