công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

SH7713 bảng dữ liệu(PDF) 289 Page - Renesas Technology Corp

tên linh kiện SH7713
Giải thích chi tiết về linh kiện  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 bảng dữ liệu(HTML) 289 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 285Page - Renesas Technology Corp SH7713 Datasheet HTML 286Page - Renesas Technology Corp SH7713 Datasheet HTML 287Page - Renesas Technology Corp SH7713 Datasheet HTML 288Page - Renesas Technology Corp SH7713 Datasheet HTML 289Page - Renesas Technology Corp SH7713 Datasheet HTML 290Page - Renesas Technology Corp SH7713 Datasheet HTML 291Page - Renesas Technology Corp SH7713 Datasheet HTML 292Page - Renesas Technology Corp SH7713 Datasheet HTML 293Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 289 / 904 page
background image
Section 8 Interrupt Controller (INTC)
Rev.1.50 Aug. 30, 2006 Page 249 of 860
REJ09B0288-0150
Bit
Bit Name
Initial Value
R/W
Description
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
R
R
R
R
R
R
R
R
Reserved
These bits are always read as 0. The write value
should always be 0.
Note:
*
when NMI input is high, 0 when NMI input is low.
8.4.3
Interrupt Control Register 1 (ICR1)
ICR1 is a 16-bit register that specifies the detection mode for external interrupt input pins IRQ0 to
IRQ5 individually: rising edge, falling edge, high level, or low level. This register is initialized to
H
′4000 by a power-on reset or manual reset, but is not initialized in standby mode.
Bit
Bit Name
Initial Value
R/W
Description
15
MAI
0
R/W
All Interrupt Mask
When this bit is set to 1, all interrupt requests are
masked while low level is input to the NMI pin. In
standby mode, an NMI interrupt is masked.
0: When the NMI pin is low, all interrupt requests
are not masked
1: When the NMI pin is low, all interrupt requests
are masked
14
IRQLVL
1
R/W
Interrupt Request Level Detection
Enables or disables the use of pins IRQ3 to IRQ0
as four independent interrupt pins. The IRQ4 and
IRQ5 pins are not affected.
0 : Use of pins IRQ3 to IRQ0 as four independent
interrupt pins enabled
1 : Use of pins
IRL3 to IRL0 as encoded 15 level
interrupt pins



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com