công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

SH7713 bảng dữ liệu(PDF) 259 Page - Renesas Technology Corp

tên linh kiện SH7713
Giải thích chi tiết về linh kiện  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 bảng dữ liệu(HTML) 259 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 255Page - Renesas Technology Corp SH7713 Datasheet HTML 256Page - Renesas Technology Corp SH7713 Datasheet HTML 257Page - Renesas Technology Corp SH7713 Datasheet HTML 258Page - Renesas Technology Corp SH7713 Datasheet HTML 259Page - Renesas Technology Corp SH7713 Datasheet HTML 260Page - Renesas Technology Corp SH7713 Datasheet HTML 261Page - Renesas Technology Corp SH7713 Datasheet HTML 262Page - Renesas Technology Corp SH7713 Datasheet HTML 263Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 259 / 904 page
background image
Section 6 Cache
Rev.1.50 Aug. 30, 2006 Page 219 of 860
REJ09B0288-0150
Bit
Bit Name
Initial
Value
R/W
Description
31 to 17
—
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
16
LE
0
R/W
Lock enable (LE)
Controls cache lock mode.
0: Enters cache lock mode when the DSP bit of the
SR register is set to 1.
1: Enters cache lock mode regardless of the DSP bit
value.
15 to 10
—
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
9
8
W3LOAD
W3LOCK
0
0
R/W
R/W
Way 3 Load (W3LOAD)
Way 3 Lock (W3LOCK)
When the cache is missed by a prefetch instruction
while in cache lock mode and when bits W3LOAD
and W3LOCK in CCR2 are set to 1, the data is
always loaded into way 3. Under any other
condition, the prefetched data is loaded into the way
to which LRU points.
7 to 2
—
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
1
0
W2LOAD
W2LOCK
0
0
R/W
R/W
Way 2 Load (W2LOAD)
Way 2 Lock (W2LOCK)
When the cache is missed by a prefetch instruction
while in cache lock mode and when bits W2LOAD
and W2LOCK in CCR2 are set to 1, the data is
always loaded into way 2. Under any other
condition, the prefetched data is loaded into the way
to which LRU points.
Note:
W2LOAD and W3LOAD should not be set to 1 at the same time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com