M16CSLASH62M datasheet(378/615 Pages) RENESAS

378 / 615 page

Clock-Synchronous Serial I/O

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

2-61

D0 D1 D2 D3

D4 D5 D6

D0 D1

D2 D3 D4 D5 D6 D7

TCLK

Stopped pulsing because

transfer enable bit = “0”

Tc = TCLK = 2(n + 1) / fi

fi: frequency of BRGi count source (f1, f8, f32)

n: value set to BRGi

Transfer clock

Transmit

enable bit (TE)

Transmit

buffer empty

flag (Tl)

CLKi

TxDi

Transmit register

empty flag

(TXEPT)

“H”

“L”

“0”

“1”

“0”

“1”

“0”

“1”

CTSi

Transmit

interrupt request

bit (IR)

“0”

“1”

Cleared to “0” when interrupt request is accepted, or cleared by software

D0 D1

D2 D3

D4 D5 D6

(1) Transmission enabled

(2) Confirming CTS

(3) Start transmission Tc

(4) Transmission is complete

(5) Transmit next data

Data is set to UARTi transmit buffer register

Stopped pulsing because CTSi = “H”

Shown in ( ) are bit symbols.

The above timing applies to the following settings:

• Internal clock is selected.

• CTS function is selected.

• CLK polarity select bit = “0”.

• Transmit interrupt cause select bit = “0”.

Transferred from UARTi transmit buffer register to UARTi transmit register

Example of wiring

CLKi

TXDi

CTSi

CLK

RXD

Port

Microcomputer

Receiver side IC

(Note)

Note : Since TXD2 pin is N-channel open drain,

this pin needs pull-up resistor.

Figure 2.4.7. Operation timing of transmission in clock-synchronous serial I/O mode

Example of operation

M16C/62M bảng dữ liệu(PDF) 378 Page - Renesas Technology Corp

M16C/62M bảng dữ liệu(HTML) 378 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL