M32CSLASH86 datasheet(189/505 Pages) RENESAS

189 / 505 page

Page 166

15. Timer (Timer B)

)

(

15.2.1 Timer Mode

In timer mode, the timer counts an internally generated count source (see Table 15.9). Figure 15.20

shows the TBiMR register (i=0 to 5) in timer mode.

Table 15.9 Timer Mode Specifications

Item

Specification

Count Source

f1, f8, f2n(1), fC32

Counting Operation

• The timer decrements a counter value

When the timer counter underflows, content of the reload register is reloaded into the

count register and counting resumes

Divide Ratio

1/(n+1)

n: setting value of the TBi register (i=0 to 5)

000016 to FFFF16

Counter Start Condition

The TBiS bits in the TABSR and TBSR registers are set to "1" (starts counting)

Counter Stop Condition

The TBiS bit is set to "0" (stops counting)

Interrupt Request Generation Timing Timer counter underflows

TBiIN Pin Function

Programmable I/O port

Read from Timer

The TBi register indicates counter value

Write to Timer

• When the timer counter stops, the value written to the TBi register is also written to

both reload register and counter

• While counting, the value written to the TBi register is written to the reload register

(It is transferred to the counter at the next reload timing)

NOTES:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 15.20 TB0MR to TB5MR Registers

Timer Bi Mode Register (i=0 to 5) (Timer Mode)

Symbol

Address

After reset

TB0MR to TB5MR 035B16, 035C16, 035D16, 031B16, 031C16, 031D16 00XX 00002

TMOD0

TMOD1

MR0

Operating Mode

Select Bit

MR1

MR3

MR2

TCK0

TCK1

Count Source

Select Bit

TB0MR, TB3MR registers:

Set to "0" in timer mode

Disabled in timer mode.

Can be set to "0" or "1".

0 0 : f1

0 1 : f8

1 0 : f2n(1)

1 1 : fC32

0 0 : Timer mode

b1b0

Bit Name

Function

Bit

Symbol

b7 b6

NOTES:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

TB1MR, TB2MR TB4MR, TB5MR registers:

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

00 0

M32C/86 bảng dữ liệu(PDF) 189 Page - Renesas Technology Corp

M32C/86 bảng dữ liệu(HTML) 189 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL