M32CSLASH86 datasheet(484/505 Pages) RENESAS

484 / 505 page

Page 461

)

(

27.7 Interrupts

27.7.1 ISP Setting

After reset, the ISP is set to "00000016". The program runs out of control if an interrupt is acknowledged

before the ISP is set. Therefore, the ISP must be set before an interrupt request is generated. Set the ISP

to an even address, which allows interrupt sequences to be executed at a higher speed.

_______

To use NMI interrupt, set the ISP at the beginning of the program. The NMI interrupt can be acknowl-

edged after the first instruction has been executed after reset.

_______

27.7.2 NMI Interrupt

_______

• NMI interrupt cannot be denied. Connect the NMI pin to VCC via a resistor (pull-up) when not in use.

_______

• The P8_5 bit in the P8 register indicates the NMI pin value. Read the P8_5 bit only to determine the pin

_______

level after a NMI interrupt occurs.

_______

• "H" and "L" signals applied to the NMI pin must be over 2 CPU clock cycles + 300 ns wide.

_______

• NMI interrupt request may not be acknowledged if this and other interrupt requests are generated

simultaneously.

______

27.7.3 INT Interrupt

• Edge Sensitive

______

"H" and "L" signals applied to the INT0 to INT5 pins must be at least 250 ns wide, regardless of the CPU

clock.

• Level Sensitive

______

"H" and "L" signals applied to the INT0 to INT5 pins must be at least 1 CPU clock cycle + 200 ns wide.

For example, "H" and "L" must be at least 234ns wide if XIN=30MHz with no division.

______

• The IR bit setting may change to "1" (interrupt requested) when switching the polarity of the INT0 to INT5

pins. Set the IR bit to "0" (no interrupt requested) after selecting the polarity. Figure 27.3 shows an

______

example of the switching procedure for the INT interrupt.

27. Precautions (Interrupts)

Set the POL bit in the INTiIC register

Set the IR bit in the INTiIC register to "0"

Set the ILVL2 to ILVL0 bits to "0012" (level 1)

to "1112" (level 7)

(INT interrupt request acknowledgement enabled)

Set the ILVL2 to ILVL0 bits in the INTiIC

(INT interrupt disabled)

______

Figure 27.3 Switching Procedure for INT Interrupt

M32C/86 bảng dữ liệu(PDF) 484 Page - Renesas Technology Corp

M32C/86 bảng dữ liệu(HTML) 484 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL