M37207MF datasheet(30/122 Pages) RENESAS

30 / 122 page

MITSUBISHI MICROCOMPUTERS

M37207MF-XXXSP/FP, M37207M8-XXXSP

M37207EFSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER

and ON-SCREEN DISPLAY CONTROLLER

Function

In conformity with Philips I2C-BUS

standard:

10-bit addressing format

7-bit addressing format

High-speed clock mode

Standard clock mode

In conformity with Philips I2C-BUS

standard:

Master transmission

Master reception

Slave transmission

Slave reception

16.1 kHz to 400 kHz (at

φ = 4 MHz)

Table 2. Multi-master I2C-BUS Interface Functions

Item

Format

Communication mode

SCL clock frequency

φ : System clock = f(XIN)/2

Note: We are not responsible for any third party’s infringement of

patent rights or other rights attributable to the use of the con-

trol function (bits 6 and 7 of the I2C control register at address

00F916) for connections between the I2C-BUS interface and

ports (SCL1, SCL2, SDA1, SDA2).

MULTI-MASTER I2C-BUS INTERFACE

The multi-master I2C-BUS interface is a serial communications cir-

cuit, conforming to the Philips I2C-BUS data transfer format. This

interface, offering both arbitration lost detection and a synchronous

functions, is useful for the multi-master serial communications.

Figure 23 shows a block diagram of the multi-master I2C-BUS inter-

face and Table 2 shows multi-master I2C-BUS interface functions.

This multi-master I2C-BUS interface consists of the I2C address reg-

ister, the I2C data shift register, the I2C clock control register, the I2C

control register, the I2C status register and other control circuits.

Fig. 23. Block Diagram of Multi-master I2C-BUS Interface

I2C address register (S0D)

SAD6 SAD5 SAD4 SAD3 SAD2 SAD1 SAD0 RBW

Noise

elimination

circuit

Serial

data

(SDA)

Address comparator

I C data shift register

Data

control

circuit

I2C clock control register (S2)

System clock

(

φ)

Interrupt

generating

circuit

Interrupt

request signal

(IICIRQ)

MST TRX BB

AL AAS AD0 LRB

I C status

(S1)

BSEL1

BSEL0

10BIT

SAD

ALS

BC2 BC1 BC0

I2C clock control register (S1D)

Bit counter

circuit

Clock

control

circuit

Noise

elimination

circuit

Serial

clock

(SCL)

ACK

BIT

FAST

MODE

CCR4 CCR3 CCR2 CCR1 CCR0

Internal data bus

Clock division

circuit

ESO

M37207MF bảng dữ liệu(PDF) 30 Page - Renesas Technology Corp

M37207MF bảng dữ liệu(HTML) 30 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL