M37207MF datasheet(70/122 Pages) RENESAS

70 / 122 page

MITSUBISHI MICROCOMPUTERS

M37207MF-XXXSP/FP, M37207M8-XXXSP

M37207EFSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER

and ON-SCREEN DISPLAY CONTROLLER

Fig. 65. Port Control Register

(11) CRT Output Pin Control

The CRT output pins R, G, B, I and OUT can also function as ports

P52, P53, P54, P55 and P56. Set the corresponding bit of the port P5

control register (address 00CB16) to “0” to specify these pins as CRT

output pins, or set it to “1” to specify it as a general-purpose port P5

pins.

The input polarity of signals HSYNC and VSYNC and output polarity of

signals R, G, B, I and OUT can be specified with the bits of the CRT

port control register (address 00EC16). Set a bit to “0” to specify posi-

tive polarity; set it to “1” to specify negative polarity.

The CRT clock I/O pins OSC1, OSC2 are controlled with the port

control register (address 020616).

The CRT port control register is shown in Figure 64.

The port control register is shown in Figure 65.

Fig. 64. CRT Port Control Register

b7 b6 b5 b4 b3 b2 b1 b0

CRT port control register (CRTP) [Address 00EC 16]

Name

Functions

After reset R W

CRT Port Control Register

0HSYNC input polarity

switch bit (HSYC)

0 : Positive polarity

1 : Negative polarity

0 : Positive polarity

1 : Negative polarity

R, G, B output polarity

switch bit (R/G/B)

0 : Positive polarity

1 : Negative polarity

I output polarity switch bit

(I)

0 : Positive polarity

1 : Negative polarity

OUT output polarity

switch bit (OUT)

0 : Positive polarity

1 : Negative polarity

R signal output switch bit

(R)

0 : R signal output

1 : MUTE signal output

G signal output switch bit

(G)

0 : G signal output

1 : MUTE signal output

B signal output switch bit

(B)

0 : B signal output

1 : MUTE signal output

VSYNC input polarity

switch bit (VSYC)

b7 b6 b5 b4 b3 b2 b1 b0

Port control register (P7D) [Address 020616]

Name

Functions

After reset

R W

Port Control Register

0, 1 Port P7 data input bits

(P7D0, P7D1)

When only OP1 = “0” and

OP0 = ”1,” input data is

valid.

(See note)

Indeterminate

D-A/AD3 function selection

bit (P7D2)

Nothing is assigned. These bits are write disable bits.

When these bits are read out, the values are indeterminate.

R—

4P40/XCIN, P41/XCOUT

function selection bit

(P7D4)

0 : P40, P41

1 : XCIN, XCOUT

Note: OP is the CRT clock selection register.

0: AD3

1: D-A

5 to 7

M37207MF bảng dữ liệu(PDF) 70 Page - Renesas Technology Corp

M37207MF bảng dữ liệu(HTML) 70 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL