HD404612FS datasheet(58/91 Pages) RENESAS

58 / 91 page

HD404618 Series

Liquid Crystal Display (LCD)

The MCU has an LCD controller and driver which drive 4 common signal pins and 32 segment signal pins.

The controller consists of a RAM area in which display data is stored, a display control register (LCR), and

a duty/clock control register (LMR), as shown in figure 37.

Four duties and the LCD clock are program-controllable, and a built-in dual-port RAM ensures that display

data can be automatically transmitted to the segment signal pins without program intervention. If a 32-kHz

oscillation clock is selected as the LCD clock source, the LCD can be used even in watch mode, in which

the system clock stops.

VCC

Power switch

GND

LCD

power

control

circuit

LCD

common

driver

Display on/off

Display

area

LCD duty/clock

control

(LMR: $014)

(Dual-port

RAM)

LCD

control

(LCR: $013)

LCD

segment

driver

LCD

clock

$050

$06F

RAM area

Duty cycle selection

Clock selection

LCD

clock

SEG32

SEG2

SEG1

COM4

COM3

COM2

COM1

Divided system clock

output (CL1–CL3)

Divided 32-kHz clock

output (CL0)

LCD: Liquid crystal display

Figure 35 Liquid Crystal Display Block Diagram

LCD Data Area and Segment Data ($050– $06F): Figure 36 shows the configuration of LCD RAM

area. Each bit of the storage area corresponds to one of four types of duties. If data is written to an area

corresponding to a certain duty cycle, it is automatically output to the corresponding segments as display

data.

HD404612FS bảng dữ liệu(PDF) 58 Page - Renesas Technology Corp

HD404612FS bảng dữ liệu(HTML) 58 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL