38D2 datasheet(31/136 Pages) RENESAS

31 / 136 page

Rev.3.02

Apr 10, 2008

Page 31 of 131

REJ03B0177-0302

38D2 Group

TIMERS

8-Bit Timer

The 38D2 Group has four built-in 8-bit timers: timer 1, timer 2,

timer 3, and timer 4.

Each timer has the 8-bit timer latch. All timers are down-

counters.

When the timer reaches “0016”, the contents of the timer latch is

reloaded into the timer with the next count pulse. In this mode,

the interrupt request bit corresponding to that timer is set to “1”.

The count can be stopped by setting the stop bit of each timer to

“1”.

Fig. 23 Timer 1-4 block diagram

Timer 1 latch (8)

Timer 1 (8)

Timer 2 latch (8)

Timer 2 (8)

Timer 3 latch (8)

Timer 3 (8)

Timer 4 latch (8)

Timer 4 (8)

Timer 1 interrupt request

Timer 2 interrupt request

Timer 3 interrupt request

Timer 4 interrupt request

XCIN

Data bus

Timer 1 count stop bit

10 bit

PWM1

circuit

1/2

Timer 4 operating

mode selection bit

T4OUT output

edge switch bit

P53

latch

Timer 4 output selection bit

P53 direction

P53/PWM1/

T4OUT

10 bit

PWM0

circuit

1/2

Timer 3 operating

mode selection bit

T3OUT output

edge switch bit

P52

latch

Timer 3 output selection bit

P52 direction

P52/PWM0/

T3OUT

“00”

“01”

“10”

“00”

“01”

“1”

“0”

“01”

“10”

“00”

“0”

“1”

“0”

“1”

“0”

Clock for

timer 1

Clock for

timer 2

Clock for

timer 3

Clock for

timer 4

Timer 1

Timer 2

Timer 3

Timer 4

Frequency division

selection bits

(2 bits for each timer)

The following values can be selected

the clock for timer;

1/1,1/2,1/16,1/256

Frequency divider

1/2

T2OUT output

edge switch bit

Timer 2 output selection bit

“0”

“1”

P36 direction

P36/T2OUT/CKOUT

P36

latch

Timer 2 output selection bit

P36 clock output

control bit

System clock

“1”

“0”

“10”

Timer Y

output

Timer 3 write control bit

PWM01 register (2)

Timer 4 write control bit

Timer 2 write control bit

Timer 1 count

source selection

bits

Timer 2 count

source selection

bits

Timer 2 count stop bit

Timer 3 count source

selection bit

Timer 3 count stop bit

Timer 4 count source

selection bits

Timer 4 count stop bit

Timer 4 output selection bit

φ SOURCE

φ SOURCE: represents the oscillation frequency of

XIN input in the frequency/2, 4 or 8 mode,

on-chip oscillator divided by 4 in the on-chip

oscillator mode,

and sub-clock in the low-speed mode.

“11”

f(XIN)

(Note)

38D2 bảng dữ liệu(PDF) 31 Page - Renesas Technology Corp

38D2 bảng dữ liệu(HTML) 31 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL