MSC8112 datasheet(30/44 Pages) FREESCALE

30 / 44 page

MSC8112 Dual Core Digital Signal Processor Data Sheet, Rev. 0

Electrical Characteristics

Freescale Semiconductor

2.5.7

TDM Timing

Table 21. TDM Timing

No.

Characteristic

Expression

1.1 V Core

Units

Min

Max

300

TDMxRCLK/TDMxTCLK

TC1

—

301

TDMxRCLK/TDMxTCLK high pulse width

(0.5

± 0.1) × TC

—

302

TDMxRCLK/TDMxTCLK low pulse width

(0.5

± 0.1) × TC

—

303

TDM receive all input set-up time

1.3

—

304

TDM receive all input hold time

1.0

—

305

TDMxTCLK high to TDMxTDAT/TDMxRCLK output active2,3

2.8

—

306

TDMxTCLK high to TDMxTDAT/TDMxRCLK output

—

10.0

307

All output hold time4

2.5

—

308

TDMxTCLK high to TDmXTDAT/TDMxRCLK output high

impedance2,3

—

10.7

309

TDMxTCLK high to TDMXTSYN output valid2

—9.7

310

TDMxTSYN output hold time4

2.5

—

Notes:

Devices operating at 300 MHz are limited to a maximum TDMxRCLK/TDMxTCLK frequency of 50 MHz.

Values are based on 20 pF capacitive load.

When configured as an output, TDMxRCLK acts as a second data link. See the MSC8112 Reference Manual for details.

Values are based on 10 pF capacitive load.

Figure 18. TDM Inputs Signals

Figure 19. TDM Output Signals

TDMxRCLK

TDMxRDAT

TDMxRSYN

300

301

302

303

304

TDMxTCLK

TDMxTDAT

TDMxTSYN

305

306

308

307

300

301

302

310

309

TDMxRCLK

MSC8112 bảng dữ liệu(PDF) 30 Page - Freescale Semiconductor, Inc

MSC8112 bảng dữ liệu(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL