công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STLS2F01 bảng dữ liệu(PDF) 35 Page - STMicroelectronics

tên linh kiện STLS2F01
Giải thích chi tiết về linh kiện  Loongson 2F: High performance 64-bit superscalar MIPS® microprocessor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLS2F01 bảng dữ liệu(HTML) 35 Page - STMicroelectronics

Back Button STLS2F01 Datasheet HTML 31Page - STMicroelectronics STLS2F01 Datasheet HTML 32Page - STMicroelectronics STLS2F01 Datasheet HTML 33Page - STMicroelectronics STLS2F01 Datasheet HTML 34Page - STMicroelectronics STLS2F01 Datasheet HTML 35Page - STMicroelectronics STLS2F01 Datasheet HTML 36Page - STMicroelectronics STLS2F01 Datasheet HTML 37Page - STMicroelectronics STLS2F01 Datasheet HTML 38Page - STMicroelectronics STLS2F01 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 48 page
background image
STLS2F01
Initialization process
35/48
5
Initialization process
The initialization of STLS2F01 is divided into core part and interface part.
When STLS2F01 PCI interface is configured as main bridge, interface initialization is
finished internally. And PCI_RESETn is output signal. When the processor works as
PCI/PCI-X devices used in other system, PCI_RESETn acts as input to reset the PCI
interface of STLS2F01.
When processor reset signal SYSRESETn is low, related clock, test signals and initial
signals must be valid.
SYSCLK, MEMCLK, CLKSEL and PCI_CLK must be stable
Initial signal PCI_CONFIG should set to appropriate value
TEST_CTRL[7:0] are all high
When SYSRESETn is invalid, the processor internal reset logic begins to work to initialize
the chip. The SYSRESETn should be valid at least one clock cycle to ensure it can be
sampled by reset logic.
The work-mode of PCI bus is decided by main bridge during reset period. As such,
PCI_RESETn output generated by processor when it works as main bridge will be used to
ensure all devices working at the same mode. When not in main bridge mode,
PCI_RESETn input will be used to receive bus configuration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com