STLC5048 datasheet(28/45 Pages) STMICROELECTRONICS

28 / 45 page

STLC5048

28/45

Coefficient State register (COEFST)

Addr= 61h; Reset Value=F0h

FR0..3=1: All channel filters and gain blocks are configured as defined in the ringing state

FR0..3=0: All channel filters and gain blocks are configured as defined with the programmed value if also the

corresponding FD bit is set to 0

FD0..3=1: All channel filters and gain blocks are configured as defined in the default state if also the correspond-

ing FR bit is set to 0

FD0..3=0: All channel filters and gain blocks are configured as defined with the programmed value if also the

corresponding FR bit is set to 0

Software Revision ID Code (SWRID)

Addr=70h; Read only.

This register contains the DSP Software revision Code identifier.

Hardware Revision ID Code (HWRID)

Addr=71h; Read only.

This register contains the Silicon revision Code identifier.

SINGLE BYTE INSTRUCTION

Realignment Command (REACOM)

This single instruction is used to realign the MCU interface in case of out of synchronisation. This instruction

must be executed Nmax+1 times to be successfull.

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

R/W

100001

FD3

FD2

FD1

FD0

FR3

FR2

FR1

FR0

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

110000

010100

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

110001

000001

Name

Description

REACOM

Realignment command

28h

CKSTART

Start Checksum

29h

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

101000

STLC5048 bảng dữ liệu(PDF) 28 Page - STMicroelectronics

STLC5048 bảng dữ liệu(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

bảng dữ liệu tải về

Link URL