TPA2016D2 AGC OPERATION

TPA2016D2 AGC RECOMMENDED SETTINGS

GENERAL I

TPA2016D2

By default, the device is in active mode (SWS = 0). After a few milliseconds the amplifier will enable the

class-D output stage and become fully operational.

3. The amplifier starts at a gain of 0 dB and the AGC starts ramping the gain after the input signal exceeds the

noise gate threshold.

CAUTION:

Do not interrupt the start-up sequence after changing SWS from 0 to 1.

The default conditions of TPA2016D2 allows audio playback without I2C control. Refer to Table 4 for entire

default conditions.

There are several options to disable the amplifier:

• Write SPK_EN_R = 0 and SPK_EN_L = 0 to the register (0x01, 6 and 0x01, 7). This write disables each

speaker amplifier, but leaves all other circuits operating.

• Write SWS = 1 to the register (0x01, 5). This action disables most of the amplifier functions.

• Apply V

This action resets the registers to its default values.

CAUTION:

Do not interrupt the shutdown sequence after changing SWS from 1 to 0.

AUDIO

COMPRESSION

ATTACK TIME

RELEASE TIME

HOLD TIME

FIXED GAIN

LIMITER LEVEL

SOURCE

RATIO

(ms/6 dB)

(ms/6 dB)

(ms)

(dB)

(dBV)

Pop Music

4:1

1.28 to 3.84

986 to 1640

137

6

7.5

Classical

2:1

2.56

1150

137

6

8

Jazz

2:1

5.12 to 10.2

3288

—

6

8

Rap/ Hip Hop

4:1

1.28 to 3.84

1640

—

6

7.5

Rock

2:1

3.84

4110

—

6

8

Voice/ News

4:1

2.56

1640

—

6

8.5

system. The bus transfers data serially one bit at a time. The address and data 8-bit bytes are transferred most

significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device

with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the

bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data

terminal (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on

SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within

the low time of the clock period. Figure 31 shows a typical sequence. The master generates the 7-bit slave

Copyright © 2008, Texas Instruments Incorporated

19

Product Folder Link(s): TPA2016D2