ST92F120JR9T datasheet(306/320 Pages) STMICROELECTRONICS

306 / 320 page

306/320

ST92F120 - ELECTRICAL CHARACTERISTICS

MULTIFUNCTION TIMER EXTERNAL TIMING TABLE

(VDD =5V ± 10%, TA = –40°C to +105°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified)

Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period,

standard timer prescaler and counter programmed values.

The value in the right hand two columns show the timing minimum and maximum for an internal clock (INTCLK) at 24MHz.

(1) n = 1 if the input is rising OR falling edge sensitive

n = 3 if the input is rising AND falling edge sensitive

(2) In Autodiscrimination mode

Legend:

Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2;

2 x OSCIN period when OSCIN is divided by 2;

OSCIN period x PLL factor when the PLL is enabled.

MULTIFUNCTION TIMER EXTERNAL TIMING

° Symbol

Parameter

Value

Unit

Note

Formula

Min

Max

1TwCTW

External clock/trigger pulse width

n x Tck

n x 42

(1)

2TwCTD

External clock/trigger pulse distance

n x Tck

n x 42

(1)

3TwAED

Distance between two active edges

3 x Tck

125

4TwGW

Gate pulse width

6 x Tck

250

5TwLBA

Distance between TINB pulse edge and the fol-

lowing TINA pulse edge

Tck

(2)

6TwLAB

Distance between TINA pulse edge and the fol-

lowing TINB pulse edge

(2)

7TwAD

Distance between two TxINA pulses

(2)

8TwOWD

Minimum output pulse width/distance

3 x Tck

125

ST92F120JR9T bảng dữ liệu(PDF) 306 Page - STMicroelectronics

ST92F120JR9T bảng dữ liệu(HTML) 306 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL