ST92F120JR9T datasheet(298/320 Pages) STMICROELECTRONICS

tên linh kiện	ST92F120JR9T

Giải thích chi tiết về linh kiện	8/16-BIT FLASH MCU FAMILY WITH RAM, EEPROM AND J1850 BLPD

PDF	320 Pages

Scroll/Zoom	100%

nhà sản xuất	STMICROELECTRONICS [STMicroelectronics]

Trang chủ	http://www.st.com

Logo

298 / 320 page

298/320

ST92F120 - ELECTRICAL CHARACTERISTICS

WAKE-UP MANAGEMENT TIMING TABLE

(VDD =5V ± 10%, TA = –40°C to +105°C, CLoad = 50pF, fINTCLK = 24MHz, , unless otherwise specified)

Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period.

The value in the right hand two columns show the timing minimum and maximum for an internal clock at 24MHz (INTCLK).

The given data are related to Wake-up Management Unit used in External Interrupt mode.

Measurement points are VIH for positive pulses and VIL for negative pulses.

(1) Formula guaranteed by design.

Legend:

Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2;

2 x OSCIN period when OSCIN is divided by 2;

OSCIN period x PLL factor when the PLL is enabled.

WAKE-UP MANAGEMENT TIMING

Symbol

Parameter

Value

Unit

Formula(1)

Min

TwWKPLR

Low Level Minimum Pulse Width in Rising Edge

Mode

≥Tck+10

≥ 50

TwWKPHR

High Level Minimum Pulse Width in Rising Edge

Mode

≥Tck+10

≥ 50

TwWKPHF

High Level Minimum Pulse Width in Falling Edge

Mode

≥Tck+10

TwWKPLF

Low Level Minimum Pulse Width in Falling Edge

Mode

≥Tck+10

WKU Pn

n=0

–15

ST92F120JR9T bảng dữ liệu(PDF) 298 Page - STMicroelectronics

ST92F120JR9T bảng dữ liệu(HTML) 298 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL