ST92163 datasheet(214/224 Pages) STMICROELECTRONICS

214 / 224 page

214/224

ST92163 - ELECTRICAL CHARACTERISTICS

WATCHDOG TIMING TABLE

(VDD = 3.0 - 5.5V

(1) ,T

A =0°C+ 70°C, CLoad = 50pF, fINTCLK = 24MHz, Push-pull output configuration,

unless otherwise specified)

Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period,

watchdog prescaler and counter programmed values.

The value in the right hand two columns show the timing minimum and maximum for an internal clock (INTCLK) at 24MHz, with minimum and

maximum prescaler value and minimum and maximum counter value.

(1) 3.0 - 4.0V voltage range is only available on devices with suffix L or V, with different frequency limitatio ns (L: 8 MHz, V: 16 MHz)

Legend:

Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2;

2 x OSCIN period when OSCIN is divided by 2;

OSCIN period x PLL factor when the PLL is enabled.

Psc = Watchdog Prescaler Register content (WD TPR): from 0 to 255

Cnt = Watchdog Couter Registers content (WDTRH,WD TRL): from 0 to 65535

TWDIN = Watchdog Input signal period (WDIN)

WATCHDOG TIMING

Symbol

Parameter

Value (Note)

Unit

Formula

Min

Max

TwWDOL

WDOUT Low Pulse Width

4 x (Psc+1) x (Cnt+1) x Tck

167

2.8

(Psc+1) x (Cnt+1) x TWDIN

with TWDIN ≥ 8 x Tck

333

TwWDOH

WDOUT High Pulse Width

4 x (Psc+1) x (Cnt+1) x Tck

167

2.8

(Psc+1) x (Cnt+1) x TWDIN

with TWDIN ≥ 8 x Tck

333

TwWDIL

WDIN High Pulse Width

≥ 4 x Tck

167

TwWDIH

WDIN Low Pulse Width

≥ 4 x Tck

167

ST92163 bảng dữ liệu(PDF) 214 Page - STMicroelectronics

ST92163 bảng dữ liệu(HTML) 214 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL