công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ST92163 bảng dữ liệu(PDF) 205 Page - STMicroelectronics

tên linh kiện ST92163
Giải thích chi tiết về linh kiện  8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92163 bảng dữ liệu(HTML) 205 Page - STMicroelectronics

Back Button ST92163 Datasheet HTML 201Page - STMicroelectronics ST92163 Datasheet HTML 202Page - STMicroelectronics ST92163 Datasheet HTML 203Page - STMicroelectronics ST92163 Datasheet HTML 204Page - STMicroelectronics ST92163 Datasheet HTML 205Page - STMicroelectronics ST92163 Datasheet HTML 206Page - STMicroelectronics ST92163 Datasheet HTML 207Page - STMicroelectronics ST92163 Datasheet HTML 208Page - STMicroelectronics ST92163 Datasheet HTML 209Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 205 / 224 page
background image
205/224
ST92163 - ELECTRICAL CHARACTERISTICS
ELECTRICAL CHARACTERISTICS (Cont’d)
1)The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the unde-
fined region of the falling edge of SCL
2)The maximum hold time of the START condition has only to be met if the interface does not stretch the low period
of SCL signal
Cb = total capacitance of one bus line in pF
I
2C Bus Timings
Parameter
Symbol
Standard I
2C
Fast I
2C
Unit
Min
Max
Min
Max
Bus free time between a STOP and START con-
dition
TBUF
4.7
1.3
ms
Hold time START condition. After this period,
the first clock pulse is generated
THD:STA
4.0
0.6
µs
LOW period of the SCL clock
TLOW
4.7
1.3
µs
HIGH period of the SCL clock
THIGH
4.0
0.6
µs
Set-up time for a repeated START condition
TSU:STA
4.7
0.6
µs
Data hold time
THD:DAT
0 (1)
0 (1)
0.9(2)
ns
Data set-up time
TSU:DAT
250
100
ns
Rise time of both SDA and SCL signals
TR
1000
20+0.1Cb
300
ns
Fall time of both SDA and SCL signals
TF
300
20+0.1Cb
300
ns
Set-up time for STOP condition
TSU:STO
4.0
0.6
ns
Capacitive load for each bus line
Cb
400
400
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com