công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ST62T52B bảng dữ liệu(PDF) 17 Page - STMicroelectronics

tên linh kiện ST62T52B
Giải thích chi tiết về linh kiện  8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER AND EEPROM
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST62T52B bảng dữ liệu(HTML) 17 Page - STMicroelectronics

Back Button ST62T52B Datasheet HTML 13Page - STMicroelectronics ST62T52B Datasheet HTML 14Page - STMicroelectronics ST62T52B Datasheet HTML 15Page - STMicroelectronics ST62T52B Datasheet HTML 16Page - STMicroelectronics ST62T52B Datasheet HTML 17Page - STMicroelectronics ST62T52B Datasheet HTML 18Page - STMicroelectronics ST62T52B Datasheet HTML 19Page - STMicroelectronics ST62T52B Datasheet HTML 20Page - STMicroelectronics ST62T52B Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 68 page
background image
17/68
ST62T52B ST62T62B/E62B
CLOCK SYSTEM (Cont’d)
Oscillator Control Registers
Address: DCh
Write only
Bit 7-4. These bits are not used.
Bit 3. Reserved. Cleared at Reset. THIS BIT
MUST BE SET TO 1 BY USER PROGRAM to
achieve lowest power consumption.
Bit 2. Reserved. Must be kept low.
RS1-RS0. These bits select the division ratio of
the Oscillator Divider in order to generate the in-
ternal frequency. The following selctions are avail-
able:
Note: Care is required when handling the OSCR
register as some bits are write only. For this rea-
son, it is not allowed to change the OSCR con-
tents while executing interrupt service routine, as
the service routine cannot save and then restore
its previous content. If it is impossible to avoid the
writing of this register in interrupt service routine,
an image of this register must be saved in a RAM
location, and each time the program writes to
OSCR it must write also to the image register. The
image register must be written first, so if an inter-
rupt occurs between the two instructions the
OSCR is not affected.
Figure 9. Clock Circuit Block Diagram
70
-
---
OSCR
3
OSCR
2
RS1
RS0
RS1
RS0
Division Ratio
0
0
1
1
0
1
0
1
1
2
4
4
MAIN
OSCILLATOR
Core
: 13
: 12
: 1
Timer
Watchdog
POR
fINT
ADC
AR Timer
OSCILLATOR
DIVIDER
RS0, RS1
OSCin
OSCout
fOSC
fOSC
17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com