ST10F280 datasheet(14/186 Pages) STMICROELECTRONICS

14 / 186 page

ST10F280

14/186

PORT1:

P1L.0 - P1L.7,

P1H.0 - P1H.7

I/O

PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise

programmable for input or output via direction bits. For a pin configured as input,

the output driver is put into high-impedance state. PORT1 is used as the 16-bit

address bus (A) in demultiplexed bus modes and also after switching from a

demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins

also serve for alternate functions:

C11

I/O

P1L.0

B11

I/O

P1L.1

D10

I/O

P1L.2

C10

I/O

P1L.3

B10

I/O

P1L.4

A10

I/O

P1L.5

I/O

P1L.6

I/O

P1L.7

I/O

P1H.0

I/O

P1H.1

I/O

P1H.2

I/O

P1H.3

P1H.4

CC24IO

CAPCOM2: CC24 Capture Input

P1H.5

CC25IO

CAPCOM2: CC25 Capture Input

P1H.6

CC26IO

CAPCOM2: CC26 Capture Input

P1H.7

CC27IO

CAPCOM2: CC27 Capture Input

XTAL1

XTAL1: Input to the oscillator amplifier and input to the internal clock generator

XTAL2

XTAL2: Output of the oscillator amplifier circuit.

To clock the device from an external source, drive XTAL1, while leaving XTAL2

unconnected. Minimum and maximum high/low and rise/fall times specified in

the AC Characteristics must be observed.

RSTIN

Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a spec-

ified duration while the oscillator is running resets the ST10F280. An internal pul-

lup resistor permits power-on reset using only a capacitor connected to VSS.

In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON regis-

ter), the RSTIN line is pulled low for the duration of the internal reset sequence.

RSTOUT

Internal Reset Indication Output. This pin is set to a low level when the part is

executing either a hardware, a software or a watchdog timer reset. RSTOUT

remains low until the EINIT (end of initialization) instruction is executed.

NMI

Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU

to vector to the NMI trap routine. If bit PWDCFG = ‘0’ in SYSCON register, when

the PWRDN (power down) instruction is executed, the NMI pin must be low in

order to force the ST10F280 to go into power down mode. If NMI is high and

PWDCFG =’0’, when PWRDN is executed, the part will continue to run in normal

mode.

If not used, pin NMI should be pulled high externally.

Table 1 : Ball Description (continued)

Symbol

Ball

Number

Type

Function

ST10F280 bảng dữ liệu(PDF) 14 Page - STMicroelectronics

ST10F280 bảng dữ liệu(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL