ST10 datasheet(53/65 Pages) STMICROELECTRONICS

53 / 65 page

ST10C167

53/65

Notes 1. Guaranteed by design characterization.

2. RW-delay and tA refer to the next following bus cycle.

3. Read data is latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address

changes before the end of RD have no impact on read cycles.

t43

ALE falling edge to RdCS, WrCS

(no RW-delay)

-4 + tA

–-4 + tA

–ns

t46

RdCS to Valid Data In (with

RW-delay)

–16 + tC

–2TCL - 24 + tC

t47

RdCS to Valid Data In (no

RW-delay)

–36 + tC

–3TCL - 24 + tC

t48

RdCS, WrCS Low Time (with

RW-delay)

30 + tC

–

2TCL - 10 + tC

–ns

t49

RdCS, WrCS Low Time (no

RW-delay)

50 + tC

–

3TCL - 10 + tC

–ns

t50

Data valid to WrCS

26 + tC

–

2TCL - 14 + tC

–ns

t51

Data hold after RdCS

–

t53

Data float after RdCS (with

RW-delay)

–20 + tF

–

2TCL - 20 + tF

t68

Data float after RdCS (no RW-delay)

–

0 + tF

–TCL - 20 + tF

t55

Address hold after RdCS, WrCS

-10 + tF

–

-10 + tF

–ns

t57

Data hold after WrCS

6 + tF

–

TCL - 14 + tF

–ns

Table 19 : Demultiplexed bus characteristics (continued)

Symbol

Parameter

Max. CPU Clock

= 25MHz

Variable CPU Clock

1/2TCL = 1 to 25MHz

Unit

Min.

Max.

Min.

Max.

ST10 bảng dữ liệu(PDF) 53 Page - STMicroelectronics

ST10 bảng dữ liệu(HTML) 53 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL