PSD4235G2 datasheet(60/89 Pages) STMICROELECTRONICS

60 / 89 page

PSD4235G2

60/89

Figure 32. APD Unit

Automatic Power-down (APD) Unit and Power-

down Mode. The APD Unit, shown in Figure 32,

puts the PSD into Power-down mode by monitor-

ing the activity of Address Strobe (ALE/AS, PD0).

If the APD Unit is enabled, as soon as activity on

Address Strobe (ALE/AS, PD0) stops, a four bit

counter starts counting. If Address Strobe (ALE/

AS, PD0) remains inactive for fifteen clock periods

of CLKIN (PD1), Power-down (PDN) goes High,

and the PSD enters Power-down mode, as dis-

cussed next.

Table 48. Effect of Power-down Mode on Ports

Power-down Mode. By default, if you enable the

APD Unit, Power-down mode is automatically en-

abled. The device enters Power-down mode if Ad-

dress Strobe (ALE/AS, PD0) remains inactive for

fifteen periods of CLKIN (PD1).

The following should be kept in mind when the

PSD is in Power-down mode:

If Address Strobe (ALE/AS, PD0) starts pulsing

again, the PSD returns to normal operation. The

PSD also returns to normal operation if either

PSD Chip Select Input (CSI, PD2) is Low or the

Reset (RESET) input is High.

The MCU address/data bus is blocked from all

memory and PLDs.

Various signals can be blocked (prior to Power-

down mode) from entering the PLDs by setting

the appropriate bits in the Power Management

Mode Registers (PMMR). The blocked signals

include MCU control signals and the common

CLKIN (PD1). Note that blocking CLKIN (PD1)

from the PLDs does not block CLKIN (PD1)

from the APD Unit.

All PSD memories enter Stand-by mode and are

drawing Stand-by current. However, the PLDs

and I/O ports blocks do

not go into Stand-by

mode because you do not want to have to wait

for the logic and I/O to “wake-up” before their

outputs can change. See Table 48 for Power-

down mode effects on PSD ports.

Typical Stand-by current is or the order of µA.

This Stand-by current value assumes that there

are no transitions on any PLD input.

Table 49. PSD Timing and Stand-by Current during Power-down Mode

Note: 1. Power-down does not affect the operation of the PLD. The PLD operation in this mode is based only on the Turbo bit.

2. Typical current consumption, see Table 60, assuming no PLD inputs are changing state and the PLD Turbo bit is 0.

APD EN

PMMR0 BIT 1=1

ALE

RESET

CSI

CLKIN

TRANSITION

DETECTION

EDGE

DETECT

APD

COUNTER

POWER DOWN

(PDN) Select

DISABLE BUS

INTERFACE

Secondary Flash

Memory Select

Primary Flash

Memory Select

SRAM Select

CLR

DISABLE Primary and Secondary

FLASH Memory and SRAM

PLD

AI04939

Port Function

Pin Level

MCU I/O

No Change

PLD Out

No Change

Address Out

Undefined

Data Port

Tri-State

Peripheral I/O

Tri-State

Mode

PLD Propagation Delay

Memory Access

Time

Access Recovery Time to

Normal Access

Typical Stand-by

Current

Power-down

Normal tPD (Note

No Access

tLVDV

ISB (Note

PSD4235G2 bảng dữ liệu(PDF) 60 Page - STMicroelectronics

PSD4235G2 bảng dữ liệu(HTML) 60 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

bảng dữ liệu tải về

Link URL