MK50H27PLCC datasheet(21/56 Pages) STMICROELECTRONICS

21 / 56 page

4.1.2.5 Control and Status Register 4 (CSR4)

CSR4 allows redefinition of the bus master interface.

RAP<3:1> = 4

BIT

NAME

DESCRIPTION

15:12

XWD0/1, RWD0/1

These bits enable and determine the timer values for the Transmit and

Receive Watchdog Timers. These timers are independently program-

mable and are reset by any transition on the TCLK and RCLK pins re-

spectively. The Watchdog timers will expire after approximately Wn

SYSCLK cycles (if not reset by transition on TCLK / RCLK pins) and

Provider Primitive 3 or 4 will be issued. The following table shows the

selections for Wn:

XWD1/RWD1

XWD0/RWD0

Disabled

11:10

Reserved, must be written as zero.

09:08

FWM

These bits define the FIFO watermarks. FIFO watermarks prevent

the MK50H27 from performing DMA transfers to/from the data buffers

until the FIFOs contain a minimum amount of data or space for data.

For receive

data, data will only be transferred to the data buffers

after the FIFO has at least N 16-bit words or an end of

signal

unit

has

been

reached.

Conversely,

for

transmit data, data will

only be transferred from the data buffers when the transmit FIFO

has room for at least N words of data. N is defined as follows:

FWM<1:0>

1 word

10*

9 words

17 words

25 words

* Suggested setting

BAE

Bus Address Enable: if BAE is set then the A23-A20 pins are driven

by the MK50H27 constantly providing the ability to use A23-A20 for

memory bus selection. If clear, A23-A20 behave identically to A19-

A16.

BUSR

If this bit is set, pin 15 becomes input BUSREL. If this bit is clear

then pin 15 is either BM0 or BYTE depending on bit 00.

For more

information

see the description for pin 15 in this document. BUSR

is READ/WRITE and cleared on bus Reset.

BSWPC

This bit determines the byte ordering of all ”non-data” DMA transfers.

MK50H27

21/56

MK50H27PLCC bảng dữ liệu(PDF) 21 Page - STMicroelectronics

MK50H27PLCC bảng dữ liệu(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

bảng dữ liệu tải về

Link URL