MK50H28 datasheet(45/64 Pages) STMICROELECTRONICS

45 / 64 page

FIELD

DESCRIPTION

PART NUMBER

Indicates the part number (28 Hex) for the MK50H28.

REV INDICATOR

Indicates the current revision of the part.

PHASE

Indicates the current phase of operation.

0: Stopped, TD is held at 1’s, RD is ignored

10: Information Transfer Only

11: Information Transfer + Auto LMI Transmission - User Mode

12: Information Transfer + Auto LMI Transmission - Network Mode

13: Information Transfer + Auto LMI Transmission - Bi-directional Mode

20: Transparent Mode (all channels are treated as data channels)

30: Initialization Complete

XCTADR:<23:00>

Current Transmit Context Table Address. This pointer indicates the address of the

entry in Context Table Memory Structure corresponding to the descriptor ring from

which frames are currently being transmitted.

RCTADR:<23:00>

Current Receive Context Table Address. This pointer indicates the address of the

entry in Context Table Memory Structure corresponding to the descriptor ring into

which received frames are currently being placed.

Xmit Seq Number

Transmit Sequence Number. The Current Sequence number used by the most

recently transmitted LMI frame.

Recv Seq Number

Receive Sequence Number. The Current Sequence number used by the most

recently received LMI frame

By-Directional Xmit Seq

By-Directional Transmit Sequence Number. The Current Sequence number used by

the most recently transmitted LMI frame using the Optional Bi-directional Procedures

By-Directional Recv Seq

By-Directional Receive Sequence Number. The Current Sequence number used by

the most recently received LMI frame using the Optional Bi-directional Procedures

PRMISA:<23:00>

Previous MISS Address. This pointer indicates the address in the Context Table for

the most current receive MISS. This value is updated by the MK50H28 whenever a

MISS condition occurs and does not require issuing a Status Request primitive to

update it, as do all the other fields in the Status Buffer.

4.4 Detailed Programming Procedures

4.4.1 Initialization (Reading of InitializationBlock)

The following procedure should be followed to initialize the MK50H28:

1. Setup bus control information in CSR4.

2. Setup the Initialization Block, Address Lookup Table, Context Table, and Descriptor Rings.

3. Load the address of the initialization block information into CSR’s 2 and 3.

4. Issue the INIT primitive through CSR1 (write 4200H to CSR1) instructing the MK50H28 to read

the initialization block pointed to by CSR’s 2 and 3.

5. Wait for the INIT confirmation primitive (CSR1 = 0242H) from the MK50H28. Then clear the PAV

bit in CSR1 (write 0040H to CSR1).

6. Issue the Start primitive through CSR1 (write 4300H to CSR1).

The MK50H28 will now be in

INFORMATION TRANSFER phaseand the MK50H28 will begin to continuously transmit flags.

7. Enable interrupts in CSR0 if desired.

4.4.2 Link Setup

4.4.2.1 User Mode (Auto LMI Mode)

The following procedure should be followed for establishing a link.

1. Make sure that the ACTIVE bit in the Address Lookup Table is set for the LMI channel.

2. Issue the Auto LMI Primitive 7 with UPARM = 0 through CSR1 (write 4700H) to place the device

in Auto LMI User Mode.

MK50H28

45/64

MK50H28 bảng dữ liệu(PDF) 45 Page - STMicroelectronics

MK50H28 bảng dữ liệu(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL