R5F5671CDDFM datasheet(129/179 Pages) RENESAS

129 / 179 page

R01DS0373EJ0120 Rev.1.20

Page 129 of 179

Sep 30, 2024

RX671 Group

2. Electrical Characteristics

2.4.7.10

RSCI

Note 1. tPAcyc: PCLKA cycle; tScyc: SCK cycle

Figure 2.55

SCK Clock Input Timing

Figure 2.56

RSCI Input/Output Timing: Clock Synchronous Mode

Table 2.39

RSCI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,

PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,

Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,

High-speed interface high-drive output is selected by the drive capacity control register.

Item

Symbol

Min.

Max.

Unit*1

Test

Conditions

RSCI

Input clock cycle

Asynchronous

tScyc

—

tPAcyc Figure 2.55

Clock synchronous

—

Input clock pulse width

tSCKW

0.4

0.6

tScyc

Input clock rise time

tSCKr

—5

Input clock fall time

tSCKf

—5

Output clock cycle

Asynchronous

tScyc

6—

tPAcyc

Clock synchronous

—

Output clock pulse width

tSCKW

0.4

0.6

tScyc

Output clock rise time

tSCKr

—5

Output clock fall time

tSCKf

—5

Receive data setup time

Master

tRXS

0.5

—

Figure 2.56

Slave

2.5

—

Receive data hold time

Master

tRXH

—

Slave

2.5

—

Transmit data delay time

Master

tTXD

—4

Slave

—

tSCKW

tSCKr

tSCKf

tScyc

SCKn

(n = 010, 011)

tTXD

tRXS tRXH

TXDn

RXDn

SCKn

(n = 010, 011)

R5F5671CDDFM bảng dữ liệu(PDF) 129 Page - Renesas Technology Corp

R5F5671CDDFM bảng dữ liệu(HTML) 129 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL