R5F526TACDFM datasheet(119/142 Pages) RENESAS

119 / 142 page

R01DS0407EJ0120 Rev.1.20

Page 119 of 142

Oct 31, 2024

RX26T Group

2. Electrical Characteristics

2.4.5.15

HRPWM

Note 1. The value is that difference from code to code normalized by the resolution (1 LSB).

2.4.5.16

CANFD

Figure 2.77

Definition of Internal Delay Time

Table 2.42

HRPWM Timing

Conditions: VCC = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,

VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,

PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz,

Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,

High-drive output is selected by the driving ability control register.

Item

Min.

Typ.

Max.

Unit

Test Conditions

Input frequency (fIN)80

—

120

MHz

Resolution

—

260

—

fIN = 120 MHz

DNL*1

—

±2.0

—

LSB

Table 2.43

CANFD Timing

Conditions: VCC = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,

VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,

Output load conditions: VOH = 0.7 × VCC, VOL = 0.3 × VCC, C = 30pF

Item

Symbol

Min.

Max.

Unit

Test

Conditions

Internal delay time

tNODE

—

Figure 2.77

MCU

CTX0

CAN FD Module

CRX0

tNODE = td(CTX) + td(CRX)

Internal output delay time (td(CTX))

Internal input delay time (td(CRX))

R5F526TACDFM bảng dữ liệu(PDF) 119 Page - Renesas Technology Corp

R5F526TACDFM bảng dữ liệu(HTML) 119 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL