R7KA8M2AFDCAC datasheet(212/295 Pages) RENESAS

212 / 295 page

2.3.17

CANFD Timing

Table 2.77

CANFD interface timing

Conditions: Low drive output is selected when VCC is 2.70V or above. Middle drive output is selected when VCC is 1.62V or above.

Parameter

Symbol

VCC/VCC2

Min

Max

Unit

Test conditions

Internal delay

time

tnode

2.70 V or above

—

Figure 2.110

1.62 V or above

—

Transmission rate

2.70 V or above

—

Mbps

1.62 V or above

—

Note:

Internal delay time (tnode) = Internal transfer delay time (toutput) + Internal receive delay time (tinput)

CTXn

CRXn

CANFD interface

Internal　

transmission

delay time

(toutput)

Internal　

reception delay

time

(tinput)

Figure 2.110

CANFD interface condition

2.3.18

PDG Timing

Table 2.78

PDG Timing

Parameter

Min

Typ

Max

Unit

Test conditions

Operation frequency

—

300

MHz

—

Resolution

—

48.8

—

GTDLYCR.FRANGE

[1:0] = 00 and

GPTCLK = 160 MHz

—

52.1

—

GTDLYCR.FRANGE

[1:0] = 01 and

GPTCLK = 300 MHz

DNL*1

—

±2.0

—

LSB

—

Note 1. This value normalizes the differences between lines in 1-LSB resolution.

RA8M2 Datasheet

2. Electrical Characteristics

R01DS0438EJ0130 Rev.1.30

Feb 27, 2026

Page 212 of 295

R7KA8M2AFDCAC bảng dữ liệu(PDF) 212 Page - Renesas Technology Corp

R7KA8M2AFDCAC bảng dữ liệu(HTML) 212 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL