AS1181 datasheet(40/92 Pages) AMSOSRAM

40 / 92 page

AS1181

Functional description

Datasheet • PUBLIC • Document Feedback

DS001139 • v3-00 • 2026-Apr-01

40 / 92

Interrupts 32-38 can be managed with the following registers:

•

IRQ_ENABLE2 register (Address 0x1A3C)

•

IRQ_STATUS2 register (Address 0x1AA8)

•

IRQ_HISTORY2 register (Address 0x1AAE)

•

IRQ_MASK2 register (Address 0x1AB4)

Table 8: Interrupt sources 32-38

Bit

Source

Severity

Interrupt

type

Description

VLED_monitor_error

Critical

Pulse

VLED BIST

BIST is verifying VLED voltage comparators during

start-up if they toggle correctly.

vp18_monitor_error

Critical

Pulse

VP18 BIST

BIST is verifying VP18 voltage comparators during start-

up if they toggle correctly.

temp_detect_error

Critical

Pulse

Temperature BIST

BIST is verifying over and under temperature

comparators during start-up if they toggle correctly.

adc_bist_error

Critical

Pulse

ADC BIST

BIST is verifying internal ADC during start-up.

ls_overcurrent

Critical

Level

VGATE LOW BIST

BIST is verifying the gate drive signal of the current sink

NMOS. If internal Vgate is forced to 0V due to current

regulation interrupt is set.

driver_gate_short

Critical

Level

VGATE HIGH BIST

BIST is verifying the gate drive signal of the current sink

NMOS. If internal Vgate is forced to VP18 (maximum)

interrupt is set.

Note: indicating potential short of LNx to GND.

ldo_overcurrent

Critical

Level

LDO overcurrent

VP18 overcurrent. If external output current of VP18 is

larger >65mA interrupt is set.

AS1181 bảng dữ liệu(PDF) 40 Page - ams-OSRAM AG

AS1181 bảng dữ liệu(HTML) 40 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL