M41T93 datasheet(35/51 Pages) STMICROELECTRONICS

35 / 51 page

M41T93

Clock operation

35/51

3.15

Initial power-on defaults

Upon initial application of power to the device, the register bits will initially power-on in the

state indicated in Table 13 and Table 14.

Table 13.

Initial power-on default values (part 1)

Table 14.

Initial power-up default values (part 2)

3.16

OTP bit operation (SOX18 package only)

When the OTP (One Time Programmable) Bit is set to a '1,' the value in the internal OTP

registers will be transferred to the analog calibration register (12h) and are “Read only.” The

OTP value is programmed by the manufacturer, and will contain the calibration value

necessary to achieve ±5 ppm at room temperature after two SMT reflows. This clock

accuracy can be guaranteed to drift no more than ±3 ppm the first year, and ±1 ppm for

each following year due to crystal aging.

If the OTP Bit is set to '0,' the analog calibration register will become a WRITE/READ

desired value of analog calibration.

When the user sets the OTP Bit, they need to wait for approximately 8ms before the analog

registers transfer the value from the OTP to the analog registers due to the OTP Read

operation.

Condition(1)

All other control bits power-up in an undetermined state.

CB1 CB0 OUT FT

DCS

ACS

Digital

Calib.

Analog

Calib.

OFIE Watchdog(2)

BMB0-BMB4, RB0, RB1

A1IE

SQWE ABE

Initial

Power-up

Subsequent

Power-up(3)(4)

With battery back-up

UC = Unchanged

Condition(1)

All other control bits power-up in an undetermined state.

RPT11-15

TI/TP

TIE

TD1

TD0 RS0 RS1-3

OTP

RPT21-

AL2E

Initial

Power-up

Subsequent

Power-up (2)(3)

With battery back-up

UC = Unchanged

M41T93 bảng dữ liệu(PDF) 35 Page - STMicroelectronics

M41T93 bảng dữ liệu(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

bảng dữ liệu tải về

Link URL