| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LAN9312 bảng dữ liệu(PDF) 30 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LAN9312 bảng dữ liệu(HTML) 30 Page - SMSC Corporation |
|
30 / 458 page ![]() High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.2 (04-08-08) 30 SMSC LAN9312 DATASHEET 122,125 +3.3V Port 2 Analog Power Supply VDD33A2 P +3.3V Port 2 Analog Power Supply Refer to the LAN9312 application note for additional connection information. 120 +3.3V Master Bias Power Supply VDD33BIAS P +3.3V Master Bias Power Supply Refer to the LAN9312 application note for additional connection information. 121 Port 2 Transmitter +1.8V Power Supply VDD18TX2 P Port 2 Transmitter +1.8V Power Supply: This pin is supplied from the internal PHY voltage regulator. This pin must be tied to the VDD18TX1 pin for proper operation. Refer to the LAN9312 application note for additional connection information. 118 Port 1 Transmitter +1.8V Power Supply VDD18TX1 P +1.8V Port 1 Transmitter Power Supply: This pin must be connected directly to the VDD18TX2 pin for proper operation. Refer to the LAN9312 application note for additional connection information. Table 3.4 Host Bus Interface Pins PIN NAME SYMBOL BUFFER TYPE DESCRIPTION 4-6, 8-12, 15-17,19, 20,22-26, 28-32, 34-38, 41-44 Host Bus Data D[31:0] IS/O8 Host Bus Data High: Bits 31-0 of the Host Bus 32- bit data port. Note: Big and little endianess is supported. 45,47, 49-53, 55 Host Bus Address A[9:2] IS Host Bus Address: 9-bit Host Bus Address Port used to select Internal CSR’s and TX and RX FIFO’s. Note: The A0 and A1 bits are not used because the LAN9312 must be accessed on DWORD boundaries. 57 Read Strobe nRD IS Read Strobe: Active low strobe to indicate a read cycle. This signal is qualified by the nCS chip select. 58 Write Strobe nWR IS Write Strobe: Active low strobe to indicate a write cycle. This signal is qualified by the nCS chip select. 59 Chip Select nCS IS Chip Select: Active low signal used to qualify read and write operations. Table 3.3 LAN Port 1 & 2 Power and Common Pins (continued) PIN NAME SYMBOL BUFFER TYPE DESCRIPTION |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |