công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

8P34S2108NLGI bảng dữ liệu(PDF) 14 Page - Renesas Technology Corp

tên linh kiện 8P34S2108NLGI
Giải thích chi tiết về linh kiện  Dual 1:8 LVDS Output 1.8V / 2.5V Fanout Buffer
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

8P34S2108NLGI bảng dữ liệu(HTML) 14 Page - Renesas Technology Corp

Back Button 8P34S2108NLGI Datasheet HTML 10Page - Renesas Technology Corp 8P34S2108NLGI Datasheet HTML 11Page - Renesas Technology Corp 8P34S2108NLGI Datasheet HTML 12Page - Renesas Technology Corp 8P34S2108NLGI Datasheet HTML 13Page - Renesas Technology Corp 8P34S2108NLGI Datasheet HTML 14Page - Renesas Technology Corp 8P34S2108NLGI Datasheet HTML 15Page - Renesas Technology Corp 8P34S2108NLGI Datasheet HTML 16Page - Renesas Technology Corp 8P34S2108NLGI Datasheet HTML 17Page - Renesas Technology Corp 8P34S2108NLGI Datasheet HTML 18Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 21 page
background image
14
©2016-2023 Renesas Electronics Corporation
November 20, 2023
8P34S2108 Datasheet
LVDS Driver Termination
For a general LVDS interface, the recommended value for the termination impedance (ZT) is between 90 and 132. The actual value
should be selected to match the differential impedance (Z0) of your transmission line. A typical point-to-point LVDS design uses a 100
parallel resistor at the receiver and a 100 differential transmission-line environment. In order to avoid any transmission-line reflection
issues, the components should be surface mounted and must be placed as close to the receiver as possible. Renesas offers a full line of
LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as
shown in Figure 7 can be used with either type of output structure. Figure 8, which can also be used with both output types, is an optional
termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a
non-standard termination, it is recommended to contact Renesas and confirm if the output structure is current source or voltage source
type. In addition, since these outputs are LVDS compatible, the input receiver’s amplitude and common-mode input range should be
verified for compatibility with the output.
Figure 7. Standard LVDS Termination
Figure 8. Optional LVDS Termination



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com