 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PIC16F15213 bảng dữ liệu(PDF) 11 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F15213 bảng dữ liệu(HTML) 11 Page - Microchip Technology |
|
|
11 / 408 page  3. Pin Allocation Tables Table 3-1. 14/16-Pin Allocation Table I/O 14-Pin SOIC TSSOP 16-Pin VQFN ADC Reference Timers CCP 10-Bit PWM MSSP EUSART IOC Interrupt Basic RA0 13 12 ANA0 — — — — — — IOCA0 — ICSPDAT ICDDAT RA1 12 11 ANA1 VREF+ (ADC) — — — — — IOCA1 — ICSPCLK ICDCLK RA2 11 10 ANA2 — T0CKI(1) — — — — IOCA2 INT(1) — RA3 4 3 — — — — — — — IOCA3 — MCLR VPP RA4 3 2 ANA4 — T1G(1) — — — — IOCA4 — CLKOUT RA5 2 1 ANA5 — T1CKI(1) T2IN(1) — — — — IOCA5 — CLKIN RC0 10 9 — — — — — SCL1(1,3,4) SCK1(1,3,4) — IOCC0 — — RC1 9 8 — — — — — SDA1(1,3,4) SDI1(1,3,4) — IOCC1 — — RC2 8 7 ANC2 ADACT(1) — — — — — — IOCC2 — — RC3 7 6 ANC3 — — CCP2(1) — SS1(1) — IOCC3 — — RC4 6 5 ANC4 — — — — — CK1(1,3) IOCC4 — — RC5 5 4 ANC5 — — CCP1(1) — — RX1(1) DT1(1, 3) IOCC5 — — VDD 1 16 — — — — — — — — — VDD VSS 14 13 — — — — — — — — — VSS OUT(2) — — — — TMR0 CCP1 CCP2 PWM3 PWM4 SCL1 SCK1 SDA1 SDO1 TX1 DT1 CK1 — — — Notes: 1. This is a PPS remappable input signal. The input function may be moved from the default location shown to any PORTx pin. 2. All output signals shown in this row are PPS remappable. 3. This is a bidirectional signal. For normal operation, user software must map this signal to the same pin via the PPS input and PPS output registers. 4. These pins can be configured for I2C or SMBus logic levels via the RxyI2C registers. The SCL1/SDA1 signals may be assigned to these pins for expected operation. PPS assignments of these signals to other pins will operate; however, the logic levels will be standard TTL/ST as selected by the INLVL register. Table 3-2. 20-Pin Allocation Table I/O 20-Pin PDIP SSOP SOIC 20-Pin VQFN ADC Reference Timers CCP 10-Bit PWM MSSP EUSART IOC Interrupt Basic RA0 19 16 ANA0 — — — — — — IOCA0 — ICSPDAT ICDDAT RA1 18 15 ANA1 VREF+ (ADC) — — — — — IOCA1 — ICSPCLK ICDCLK RA2 17 14 ANA2 — T0CKI(1) — — — — IOCA2 INT(1) — PIC16F15225/45 Pin Allocation Tables © 2020 Microchip Technology Inc. Preliminary Datasheet DS20006389B-page 11 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
