AX99100QI datasheet(36/70 Pages) ASIX

36 / 70 page

AX99100

PCIe to Multi I/O Controller

ALE Remap to A[10]

1: Re-assigned ALE pin to A[10], only valid when set bit7 to ‘0’

0: ALE pin is for ALE function

Hardware Default Value: 0x0

Reserved

CLKO Output Invert

1: Bus cycle active with rising edge

0: Bus cycle active with falling edge

Hardware Default Value: 0x0

Reserved

DREQ0 Wakeup Enable

1: Enable DREQ0 wakeup

0: Disable DREQ0 wakeup

Hardware Default Value: 0x0

DREQ1 Wakeup Enable

1: Enable DREQ1 wakeup

0: Disable DREQ1 wakeup

Hardware Default Value: 0x0

PCIe BAR0 Range (0x1B~0x1A)

Bit

Description

IO SPACE

1: Indicates Local Address Space 0 maps into I/O space.

0: Indicates Local Address Space 0 maps into Memory space.

Hardware Default Value: 0x0

2:1

Space Decode

When mapped into Memory space, the only valid value is 00. (32-bit access space with

non-prefetchable)

When mapped into I/O space, bit 1 should be ‘0’ and bit 2 will be loaded to BADDR0[2] to indicate the

decoding range.

Hardware Default Value: 0x0

Prefetchable

When mapped into Memory space, ‘1’ indicates reads are prefetchable.

When mapped into I/O space, this bit will be loaded to BADDR0[3] to indicate the decoding range.

Hardware Default Value: 0x0

15:4

BADDR0[15:4]

Specifies which Address bits to be used for decoding the PCIe access to Local Address Space 0. Each

bit corresponds to Address bit. ‘1’ is for PCI address decoding and ‘0’ means the occupied range for the

BAR0 access. The address bit 31 to 16 of BAR0 is always ‘1’.

Hardware Default Value: 0x000 (64KByte)

AX99100QI bảng dữ liệu(PDF) 36 Page - ASIX Electronics Corporation

AX99100QI bảng dữ liệu(HTML) 36 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL