ADIS16354SLASHPCBZ datasheet(13/28 Pages) AD

13 / 28 page

ADIS16354

Rev. 0 | Page 13 of 28

BASIC OPERATION

The ADIS16354 is designed for simple integration into system

designs, requiring only a 5.0 V power supply and a 4-wire,

industry-standard serial peripheral interface (SPI). All outputs and

user-programmable functions are handled by a simple register

structure. Each register is 16 bits in length and has its own

unique bit map. The 16 bits in each register consist of an upper

byte (D8 to D15) and a lower byte (D0 to D7), each with its own

6-bit address.

SERIAL PERIPHERAL INTERFACE (SPI)

The ADIS16354 serial peripheral interface (SPI) port includes

four signals: chip select (CS), serial clock (SCLK), data input

(DIN), and data output (DOUT). The CS line enables the

ADIS16354 SPI port and frames each SPI event. When this

signal is high, the DOUT line is in a high impedance state and

the signals on DIN and SCLK have no impact on operation. A

complete data frame contains 16 clock cycles. Because the SPI

port operates in full-duplex mode, it supports simultaneous,

16-bit receive (DIN) and transmit (DOUT) functions during the

same data frame. This enables the user to configure the next

read cycle, while, at the same time, receiving the data associated

with the previous configuration.

Refer to Table 2, Figure 2, and Figure 3 for detailed information

regarding timing and operation of the SPI port.

Writing to Registers

Figure 27 displays a typical data frame for writing a command

to a control register. In this case, the first bit of the DIN sequence

is a 1, followed by a 0, the 6-bit address of the target register,

and the 8-bit data command. Because each write command

covers a single byte of data, two data frames are required when

writing the entire 16-bit space of a register.

Reading from Registers

Reading the contents of a register requires a modification to the

sequence illustrated in Figure 27. In this case, the first two bits

in the DIN sequence are 0, followed by the address of the register.

Each register has two addresses (an upper address and a lower

address), but either one can be used to access the entire 16 bits of

data. The final eight bits of the DIN sequence are irrelevant and can

be counted as don’t cares during a read command. During the next

data frame, the DOUT sequence contains the register’s 16-bit

data, as shown in Figure 28. Although a single read command

requires two separate data frames, the full-duplex mode mini-

mizes this overhead, requiring only one extra data frame when

continuously sampling.

SCLK

DIN

W/R

DC7 DC6 DC5 DC4 DC3 DC2 DC1 DC0

DATA FRAME

WRITE = 1

READ = 0

DATA FOR WRITE COMMANDS

DON’T CARE FOR READ COMMANDS

Figure 27. DIN Bit Sequence

ADDRESS

DON’T CARE

NEXT COMMAND

BASED ON PREVIOUS COMMAND

DATA FRAME

16-BIT REGISTER CONTENTS

SCLK

DIN

DOUT

ZERO

W/R BIT

DATA FRAME

Figure 28. SPI Sequence for Read Commands

ADIS16354/PCBZ bảng dữ liệu(PDF) 13 Page - Analog Devices

ADIS16354/PCBZ bảng dữ liệu(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL