công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9785-EBZ bảng dữ liệu(PDF) 35 Page - Analog Devices

tên linh kiện AD9785-EBZ
Giải thích chi tiết về linh kiện  Dual 12-/14-/16-Bit 800 MSPS DAC with Low Power 32-Bit Complex NCO
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9785-EBZ bảng dữ liệu(HTML) 35 Page - Analog Devices

Back Button AD9785-EBZ Datasheet HTML 31Page - Analog Devices AD9785-EBZ Datasheet HTML 32Page - Analog Devices AD9785-EBZ Datasheet HTML 33Page - Analog Devices AD9785-EBZ Datasheet HTML 34Page - Analog Devices AD9785-EBZ Datasheet HTML 35Page - Analog Devices AD9785-EBZ Datasheet HTML 36Page - Analog Devices AD9785-EBZ Datasheet HTML 37Page - Analog Devices AD9785-EBZ Datasheet HTML 38Page - Analog Devices AD9785-EBZ Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 64 page
background image
AD9785/AD9787/AD9788
Rev. 0 | Page 35 of 64
Setting the Frequency of DATACLK
INPUT DATA REFERENCED TO REFCLK
The DATACLK signal is derived from the internal DAC sample
clock, DACCLK. The frequency of DATACLK output depends
on several programmable settings. The relationship between the
frequency of DACCLK and DATACLK is
In some systems, it may be more convenient to use the REFCLK
input instead of the DATACLK output as the input data timing
reference. If the frequency of DACCLK is equal to the frequency
of the data input (PLL is bypassed and no interpolation is used),
the timing parameter “Data with respect to REFCLK” shown in
Table 25 applies directly without further considerations. If the
frequency of DACCLK is greater than the frequency of the data
input, a divider is used to generate the internal data sampling clock
(DCLK_SMP). This divider creates a phase ambiguity between
REFCLK and DCLK_SMP, which, in turn, causes a sampling
time uncertainty. To establish fixed setup and hold times for the
data interface, this phase ambiguity must be eliminated.
P
IF
f
f
DACCLK
DATACLK
×
=
where the variables have the values shown in Table 26.
Table 26. DACCLK to DATACLK Divisor Values
Address
Variable
Value
Register
Bits
IF
Interpolation factor
0x01
[7:6]
To eliminate the phase ambiguity, the SYNC_I input pins
(Pin 13 and Pin 14) must be used to synchronize the data to
a specific DCLK_SMP phase. The specific steps for accom-
plishing this are detailed in the
P
0x01
[4]
0.5 (if single port is enabled)
1 (if dual port is selected)
Device Synchronization section.
The timing relationships between SYNC_I, DACCLK, REFCLK,
and the input data are shown in Figure 49 through Figure 51.
DACCLK
REFCLK
SYNC_I
tS_SYNC
tH_SYNC
INPUT
DATA
tSREFCLK
tHREFCLK
Figure 49. REFCLK 2×
DACCLK
REFCLK
INPUT
DATA
tSREFCLK
tHREFCLK
tS_SYNC
tH_SYNC
SYNC_I
Figure 50. REFCLK 4×



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com