XIO2001IPNP datasheet(43/145 Pages) TI2

43 / 145 page

Table 8-11. Classic PCI Configuration Register Map (continued)

OFFSET

Device Status 2

Device Control 2

098h

Link Capabilities 2

09Ch

Link Status 2

Link Control 2

0A0h

Slot Capabilities 2

0A4h

Slot Status 2

Slot Control 2

0A8h

Reserved

0ACh

Serial-bus control and status(1)

Serial-bus slave address(1)

Serial-bus word address(1)

Serial-bus data(1)

0B0h

GPIO data(1)

GPIO control(1)

0B4h

Reserved

0B8h–0BCh

TL Control and diagnostic register 0(1)

0C0h

DLL Control and diagnostic register 1(1)

0C4h

PHY Control and diagnostic register 2(1)

0C8h

Reserved

0CCh

Subsystem access(1)

0D0h

General control(1)

0D4h

Reserved

Clock run status(1)

Clock mask

Clock control

0D8h

Reserved

Arbiter time-out status

Arbiter request mask(1)

Arbiter control(1)

0DCh

Serial IRQ edge control(1)

Reserved

Serial IRQ mode control(1)

0E0h

Reserved

Serial IRQ status

0E4h

Cache Timer Transfer Limit

PFA Request Limit

0E8h

Cache Timer Upper Limit

Cache Timer Lower Limit

0ECh

Reserved

0F0h–0FCh

(1)

One or more bits in this register are reset by a PCI Express reset ( PERST), a GRST, or the internally-generated power-on reset.

Registers highlighted in gray are reserved or not implemented.

www.ti.com

XIO2001

SCPS212J – MAY 2009 – REVISED JANUARY 2021

Submit Document Feedback

Product Folder Links: XIO2001

XIO2001IPNP bảng dữ liệu(PDF) 43 Page - Texas Instruments

XIO2001IPNP bảng dữ liệu(HTML) 43 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL