ICS3002AI40 datasheet(19/23 Pages) IDT

19 / 23 page

ICS843002I-40

175MHZ, FEMTOCLOCKS™ VCXO BASED SONET/SDH JITTER ATTENUATOR

IDT™ / ICS™ VCXO BASED SONET/SDH JITTER ATTENUATOR

ICS843002AKI-40 REV. A NOVEMBER 7, 2007

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 8.

Figure 8. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage

of VCCO – 2V.

•

For logic high, VOUT = VOH_MAX = VCCO_MAX – 0.9V

(VCCO_MAX – VOH_MAX) = 0.9V

•

For logic low, VOUT = VOL_MAX = VCCO_MAX – 1.7V

(VCCO_MAX – VOL_MAX) = 1.7V

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

Pd_H = [(VOH_MAX – (VCCO_MAX – 2V))/RL] * (VCCO_MAX – VOH_MAX) = [(2V - (VCCO_MAX – VOH_MAX))/RL] * (VCCO_MAX – VOH_MAX) =

[(2V - 0.9V)/50

Ω] * 0.9V = 19.8mW

Pd_L = [(VOL_MAX – (VCCO_MAX – 2V))/RL] * (VCCO_MAX – VOL_MAX) = [(2V – (VCCO_MAX – VOL_MAX))/RL] * (VCCO_MAX – VOL_MAX) =

[(2V – 1.7V)/50

Ω] * 1.7V = 10.2mW

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

OUT

CCO

CCO - 2V

Ω

ICS3002AI40 bảng dữ liệu(PDF) 19 Page - Integrated Device Technology