MSP430F14X datasheet(52/88 Pages) TI2

52 / 88 page

P3.1/SIMO0

P3IN.1

Pad Logic

P3OUT1

P3DIR.1

P3SEL.1

(SI)MO0

From USART0

DCM_SIMO

SYNC

STE

STC

SI(MO)0

To USART0

0: Input

1: Output

P3.0/STE0

P3.4/UTXD0

P3.5/URXD0

P3.6/UTXD1

P3.7/URXD1

P3IN.x

Module X IN

Pad Logic

P3OUT.x

P3DIR.x

P3SEL.x

Module X OUT

Direction Control

From Module

0: Input

1: Output

MSP430F149, MSP430F148, MSP430F147

MSP430F1491, MSP430F1481, MSP430F1471

MSP430F135, MSP430F133

SLAS272H – JULY 2000 – REVISED MAY 2018

www.ti.com

Submit Documentation Feedback

Product Folder Links: MSP430F149 MSP430F148 MSP430F147 MSP430F1491 MSP430F1481 MSP430F1471

MSP430F135 MSP430F133

Detailed Description

(1)

Output from USART0 module

(2)

Input to USART0 module

(3)

Output from USART1 module in MSP430F14x and MSP430F14x1 devices, DVSS in MSP430F13x devices

(4)

Input to USART1 module in MSP430F14x and MSP430F14x1 devices, unused in MSP430F13x devices

6.9.3

Port P3, Input/Output With Schmitt Trigger

Figure 6-14. Port P3 (P3.0 and 3.4 to 3.7) Diagram

Table 6-20. Port P3 (P3.0 and 3.4 to 3.7) Pin Functions

PnSel.x

PnDIR.x

DIRECTION

CONTROL FROM

MODULE

PnOUT.x

MODULE X OUT

PnIN.x

MODULE X IN

P3Sel.0

P3DIR.0

DVSS

P3OUT.0

DVSS

P3IN.0

STE0

P3Sel.4

P3DIR.4

DVCC

P3OUT.4

UTXD0(1)

P3IN.4

Unused

P3Sel.5

P3DIR.5

DVSS

P3OUT.5

DVSS

P3IN.5

URXD0(2)

P3Sel.6

P3DIR.6

DVCC

P3OUT.6

UTXD1(3)

P3IN.6

unused

P3Sel.7

P3DIR.7

DVSS

P3OUT.7

DVSS

P3IN.7

URXD1(4)

Figure 6-15. Port P3 (P3.1) Diagram

MSP430F14X bảng dữ liệu(PDF) 52 Page - Texas Instruments

MSP430F14X bảng dữ liệu(HTML) 52 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL