| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STA680D bảng dữ liệu(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA680D bảng dữ liệu(HTML) 24 Page - STMicroelectronics |
|
24 / 48 page ![]() Operation and general remarks STA680 24/48 DS5877 Rev 13 Figure 6 shows a simplified version of the internal clock generation unit. Figure 6. Clock generation unit Clock generation unit Some remarks on the clock input pin follow: OSC_IN is always a 1.8 V input pin; CLK_IN, BB1_BCK are 3.3 V; When the clock is fed through the CLK_IN pin, the OSC_IN pin must be connected to ground (and vice versa); The BB1_BCK pin is the bit clock of the digital interface to the baseband Tuner. When this pin is selected as input for the reference clock, the selected clock frequency must be chosen compatibly with the Primary baseband Interface settings (see Section 5.2): – 10.4 MHz = 16 * 650 kHz BBI set to 650 Ksample/s – 10.8 MHz = 16 * 675 kHz BBI set to 675 Ksample/s; When the device reference clock comes from BB1_BCK it is suggested to connect the OSC_IN to ground and to tie the CLK_IN pin to its high value (3.3 V). |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |