SPC563M60L7 datasheet(8/128 Pages) STMICROELECTRONICS

8 / 128 page

Overview

SPC563M64x, SPC563M60x

8/128

DocID14642 Rev 12

Overview

This document provides electrical specifications, pin assignments, and package diagrams

for the SPC563Mxx series of microcontroller units (MCUs). For functional characteristics,

refer to the SPC563Mxx Microcontroller Reference Manual.

The SPC563Mxx series microcontrollers are system-on-chip devices that are built on Power

Architecture® technology and:



Are 100% user-mode compatible with the Power Architecture instruction set



Contain enhancements that improve the architecture’s fit in embedded applications



Include additional instruction support for digital signal processing (DSP)



Integrate technologies such as an enhanced time processor unit, enhanced queued

analog-to-digital converter, Controller Area Network, and an enhanced modular input-

output system



Operating Parameters

–

Fully static operation, 0 MHz – 80 MHz (plus 2% frequency modulation - 82 MHz)

–

–40

C – 150 C junction temperature operating range

–

Low power design

Less than 400 mW power dissipation (nominal)

Designed for dynamic power management of core and peripherals

Software controlled clock gating of peripherals

Low power stop mode, with all clocks stopped

–

Fabricated in 90 nm process

–

1.2 V internal logic



High performance e200z335 core processor



Advanced microcontroller bus architecture (AMBA) crossbar switch (XBAR)



Enhanced direct memory access (eDMA) controller



Interrupt controller (INTC)

–

191 peripheral interrupt request sources, plus 165 reserved positions

–

Low latency—three clocks from receipt of interrupt request from peripheral to

interrupt request to processor



Frequency Modulating Phase-locked loop (FMPLL)



Calibration bus interface (EBI) (available only in the calibration package)



System integration unit (SIU) centralizes control of pads, GPIO pins and external

interrupts.



Error correction status module (ECSM) provides configurable error-correcting codes

(ECC) reporting



Up to 1.5 MB on-chip flash memory



Up to 94 KB on-chip static RAM



Boot assist module (BAM) enables and manages the transition of MCU from reset to

user code execution from internal flash memory, external memory on the calibration

bus or download and execution of code via FlexCAN or eSCI.

SPC563M60L7 bảng dữ liệu(PDF) 8 Page - STMicroelectronics

SPC563M60L7 bảng dữ liệu(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL