Reference

Generator

LVDS

GND

OUTN [0..7]

OUTP [0..7]

200 kW

GND

LVDS

OUTN [8..15]

OUTP [8..15]

VAC_REF0

VAC_REF1

INP0

INN0

INP1

INN1

EN

VCC

VCC

VCC

VCC

VCC

VCC

VCC

200 kW

7mm x 7mm

48 pin QFN (RGZ)

Thermal Pad (GND)

2

3

4

5

6

7

1

13

14

15

16

28

27

26

25

17

18

19

31

30

29

43

42

41

40

39

38

37

VCC

OUTP11

OUTN12

OUTP12

OUTN11

OUTN0

OUTP0

OUTP15

OUTN13

OUTP13

8

9

10

OUTN1

OUTP1

OUTN2

OUTP2

OUTN3

OUTP3

20

21

22

34

33

32

VCC

OUTN14

OUTP14

46

45

44

11

12

36

35

VCC

OUTN15

48

47

OUTN4

VCC

23

24

OUTP4

CDCLVD2108

SCAS905C – OCTOBER 2010 – REVISED DECEMBER 2010

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Figure 2. CDCLVD2108 Block Diagram

TOP VIEW

2

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): CDCLVD2108